

FBS I – Hardware and instructions

User manual

Rev. A Cód. Doc.: 821009

www.altus.com.br

FBs-PLC User's Manual [Hardware]

<u>Contents</u>

Chapter 1: Introduction of FATEK FBs Series PLC

1.1	Appearance of Main Unit	H1-1
1.2	Appearance of Expansion Unit/Module	H1-2
1.3	Appearance of Communication Expansion Module	H1-4
1.4	List of FBs-PLC Models	H1-5
1.5	Specifications of Main Unit	H1-8
1.6	Environmental Specifications	H1-9
1.7	Connection Diagrams of Various Models	H1-10
1.7	7.1 NC Control Main Unit (MN)	H1-10
1.7	7.2 Basic/Advanced Main Unit (MA/MC)	H1-11
1.7	7.3 Digital I/O Expansion Unit	H1-13
1.7	7.4 Digital I/O Expansion Module	H1-14
1.7	7.5 High-Density Digital I/O Expansion Module	H1-15
1.7	7.6 Numeric I/O Expansion Module	H1-15
1.7	7.7 Analog I/O Expansion Module	H1-15
1.7	7.8 Temperature Input Module	H1-16
1.7	7.9 Al/AO/Temperature Combo Module	H1-17
1.7	7.10 Expansion Power Module	H1-17
1.7	7.11 Voice Output Module	H1-17
1.7	7.12 Potential Meter Module	H1-17
1.7	7.13 Load Cell Module	H1-17
1.7	7.14 Communication Module (CM)	H1-18
1.7	7.15 Communication Board (CB)	H1-19
1.7	7.16 Analog Expansion Board	H1-20
1.7	7.17 Simple HMI	H1-20
1.8	Drawings with External Dimensions	H1-21

Chapter 2: System Configuration

2.1	Single-Unit System of FBs-PLC	H2-1

2.2	Formation of Multi-Unit System	H2-2
2.2	1 Connection of Multiple FBs-PLC (CPU Link)	H2-2
2.2	2 Connection of FBs-PLC with Host Computer or Intelligent Peripherals.	H2-3

Chapter 3: Expansion of FBs-PLC

3.1	I/O Expansion	.H3-1
3.	1.1 Digital I/O Expansion and I/O Numbering	.H3-1
3.	1.2 Numeric I/O Expansion and I/O Channel Mapping	.H3-3
3.2	Expansion of Communication Port	.H3-5

Chapter 4: Installation Guide

4.1	Installation Environment	.H4-1
4.2	PLC Installation Precautions	.H4-1
4.	2.1 Placement of PLC	.H4-1
4.	2.2 Ventilation Space	.H4-2
4.3	Fixation by DIN RAIL	H4-3
4.4	Fixation by Screws	.H4-4
4.5	Precautions on Construction and Wiring	.H4-6

Chapter 5: Power Supply Wiring, Power Consumption Calculation, and Power Sequence Requirements

5.1	Specifications and Wiring of AC Power Sourced Power Supply	. H5-1
5.2	Specifications and Wiring of DC Power Sourced Power Supply	. H5-2
5.3	Residual Capacity of Main/Expansion Unit and Current Consumption of Expansion Module	
		H5-4
5.	8.1 Residual Capacity of Main/Expansion Unit	H5-4
5.	3.2 Maximum Current Consumption of Expansion Module	H5-5
5.	3.3 Calculation Example of Power Capacity	H5-7
5.4	Requirement of Power Sequence in Main Unit and Expansion Unit/Module	H5-9

Chapter 6: Digital Input (DI) Circuit

6.1	Specifications of Digital Input (DI) Circuit	1 6-1
6.2	Structure and Wiring of 5VDC Ultra High Speed Differential Input Circuit	16-2
6.3	24VDC Single-End Input Circuit and Wiring for SINK/SOURCE Input	1 6-3

Chapter 7: Digital Output (DO) Circuit

7.1	Specifications of Digital Output Circuit	H7-2
7.2	5VDC Ultra High Speed Line-Driver Differential Output Circuit and its Wiring	. H7-3
7.3	Single-End Output Circuit	H7-3
7.3	3.1 Structure and Wiring of Single-End Relay Output Circuit	H7-3
7.3	3.2 Structure and Wiring of Single-End Transistor SINK & SOURCE Output Circuit	H7-4
7.4	Speed up the Single-End Transistor Output Circuit (only applicable to high and medium-spe	æd)
		H7-6
7.5	Output Device Protection and Noise Suppression in DO Circuit	. H7-6
7.5	5.1 Protection of Relay Contacts and Noise Suppression	H7-6
7.5	5.2 Protection of Transistor Output and Noise Suppression	H7-8

Chapter 8: Test Run, Monitoring and Maintenance

8.1	Inspection After Wiring and Before First Time Power on	H8-1
8.2	Test Run and Monitoring	.H8-1
8.3	LED Indications on PLC Main Unit and Troubleshooting	.H8-2
8.4	Maintenance	.H8-4
8.5	The Charge of Battery & Recycle of Used Battery	H8-4

[Instruction]

<u>Contents</u>

Chapter 1: PLC Ladder Diagram and the Coding Rules of Mnemonic

	1.1	The Operation Principle of Ladder Diagram		1-1
1.1.1	Combinatio	n Logic	1-1	
1.1.2	Sequential	Logic	1-2	
	1.2	Differences Between Conventional and PLC Ladder Diagram		1-3
	1.3	Ladder Diagram Structure and Terminology		1-5
	1.4	The Coding Rules of Mnemonic		1-8
1.5	The De-Con	nposition of a Network	1-11	
1.6	Using Temp	orary Relays	1-12	
1.7	Program Sir	nplification Techniques	1-13	

Chapter 2: FBS-PLC Memory Allocation

2.1	FBs-PLC Memory Allocation	2-1
2.2	Digital and Register Allocations	2-2
2.3	Special Relay Details	2-3
2.4	Special Registers Details	2-7

Chapter 3: FBS-PLC Instruction Lists

3.1	Sequential Instructions	. 3-1
3.2	Function Instructions	. 3-2

Chapter 4: Sequential Instructions

	4.1 Valid Operand of Sequential Instructions	4-1
	4.2 Element Description	4-2
4.2.1	Characteristics of A, B, TU and TD Contacts 4-2	
4.2.2	OPEN and SHORT Contact 4-3	
4.2.3	Output Coil and Inverse Output Coil 4-4	
4.2.4	Retentive Output Coil 4-4	
4.2.5	Set Coil and Reset Coil 4-5	
	4.3 Node Operation Instructions	4-5

Chapter 5: Description of Function Instructions

5.1	5-1 The Format of Function Instructions						
5.1.1 Input Control							
5.1	1.2	Instruction Number and Derivative Instructions	5-2				
5.1	1.3	Operand	5-3				
5.1	1.4	Functions Output (FO)	5-6				
5.2	Us	se Index Register(XR) for Indirect Addressing	5-6				
5.3	Nι	umbering System	5-9				
5.3	3.1	Binary Code and Related Terminologies	5-9				
5.3	3.2	The Coding of Numeric Numbers for FBs-PLC	5-10				
5.3	3.3	Range of Numeric Value	5-10				
5.3	3.4	Representation of Numeric Value	5-10				
5.3	3.5	Representation of Negative Number	5-11				
5.3	3.6	Representation of Floating Point Number	5-11				
5.4	0	verflow and Underflow of Increment(+1) or Decrement(-1)	5-12				
5.5	Са	arry and Borrow in Addition/Subtraction	5-13				

Chapter 6: Basic Function Instructions

•	Т	(Timer)	6-2
•	С	(Counter)	6-5
•	Set	(SET)	6-8
•	Reset	(RESET)	6-10
•	Master control loop start	(FUN0)	6-12
•	Master control loop end	(FUN01)	6-14
•	Skip start	(FUN02)	6-15
•	Skip end	(FUN03)	6-17
•	Differential up	(FUN04)	6-18
•	Differential down	(FUN05)	6-19
•	Bit shift	(FUN06)	6-20
•	Up/down counter	(FUN07)	6-21
•	Move	(FUN08)	6-23
•	Move inverse	(FUN09)	6-24
•	Toggle switch	(FUN10)	6-25
•	Addition	(FUN11)	6-26
•	Subtraction	(FUN12)	6-27

•	Multiplication	(FUN13)	6-28
•	Division	(FUN14)	6-30
•	Increment	(FUN15)	6-32
•	Decrement	(FUN16)	6-33
٠	Compare	(FUN17)	6-34
•	Logical and	(FUN18)	6-35
٠	Logical or	(FUN19)	6-36
•	Binary to bcd conversion	(FUN20)	6-37
٠	Bcd to binary conversion	(FUN21)	6-38

Chapter 7: Advanced Function Instructions

•	Flow Control Instructions I	(FUN22)	7-1
•	Arithmetical Operation Instructions	(FUN23 ~ 33)	
•	Multiple Linear Conversion	(FUN34)	7-19 ~ 7-24
•	Logical Operation Instructions	(FUN35 ~ 36)	7-25 ~ 7-26
•	Comparison Instruction	(FUN37)	7-27
•	Data Movement Instructions I	(FUN40~50)	7-28 ~ 7-38
•	Shifting / Rotating Instructions	(FUN51~54)	7-39 ~ 7-42
•	Code Conversion Instructions	(FUN55~64)	7-43 ~ 7-59
•	Flow Control Instructions II	(FUN65~71)	7-60 ~ 7-67
•	I / O Instructions I	(FUN74~86)	7-68 ~ 7-84
•	Cumulative Timer Instructions	(FUN87 ~ 89)	7-85 ~ 7-86
•	Watchdog Timer Instructions	(FUN90~91)	7-87 ~ 7-88
•	High Speed Counting / Timing	(FUN92~93)	
•	Report Printing Instructions	(FUN94)	7-91 ~ 7-92
	Slow Up / Slow Down Ir	nstructions (FUN95~98)	
	Table Instructions	(FUN100~114)	7-99~7-117
	Matrix Instructions	(FUN120~130)	7-118 ~ 7-129
	I/O Instruction II	(FUN139)	
•	NC Positioning Instructions I	(FUN140 ~ 143)	
•	Enable / Disable Instructions	(FUN145~146)	7-136~7-137
•	NC Positioning Instructions II	(FUN147 ~ 148)	
•	Communication Instructions	(FUN150~151)	7-140~7-141
•	Data Movement Instructions II	(FUN160~162)	7-142~7-147
•	In Line Comparison Instructions	(FUN170~175)	7-148~7-153
•	Other Instructions	(FUN190)	7-154 ~ 7-155
•	Floating Point Instructions	(FUN200~220)	7-156~7-177

Chapter 8: Step Instruction Description

8.1	The Operation Principle of Step Ladder Diagram	8-1
8.2	Basic Formation of Step Ladder Diagram	8-2
8.3	Instruction of Step Instructions: STP, FROM, TO, and STPEND	8-5
8.4	Notes for Writing a Step Ladder Diagram	8-11
8.5	Application Examples	8-15
8.6	Syntax Check Error Codes for Step Instruction	8-22

[Appendix I] FBs-PACK Operation Instruction

1.1	Write Ladder Program and Register Data to FBs-PACK with WinProladder
1.2	Write Ladder Program and Register Data to FBs-PACK with Special Register Operation
1.3	Assigning the Retrieval of Register Stored FBs-PACK6
1.4	Read and Write FBs-PACK by Function Instruction7

[Hardware]

Chapter 1 Introduction of FATEK FBS Series PLC

The FATEK FBs Series PLC is a new generation of micro PLC equipped with excellent functions comparable to medium or large PLC, with up to five communication ports. The maximum I/O numbers are 256 points for Digital Input (DI) and Digital Output (DO), 64 words for Numeric Input (NI) and Numeric Output (NO). The Main Units of FBs are available in three types: MA (Economy Type), MC (High-Performance Type), and MN (High-Speed NC Type). With the combination of I/O point ranges from 10 to 60, a total of 17 models are available. Fifteen DI/DO and 19 NI/NO models are available for Expansion Units/Modules. With interface options in RS232, RS485, USB, Ethernet, CANopen, Zigbee and GSM, the communication peripherals are available with 15 boards and modules.

1.1 Appearance of Main Unit

All the Main Units of FBs-PLC have the same physical structure. The only difference is the case width. There are four different case sizes, which are 60mm, 90mm, 130mm, and 175mm. The figure below will use the Main Unit case of the FBs-24MC as an example for illustration:



(Front view without Communication Board)



(Front view with CB-22 Board installed)



(Front view with cover plate removed)

- ① 35mm-width DIN RAIL
- DIN RAIL tab
- O Hole for screw fixation (ψ 4.5 \times 2)
- Terminals of 24VDC power input and digital input (Pitch 7.62mm)
- Terminals of main power input and digital output (Pitch 7.62mm)
- Standard cover plate (without communication board)
- $\bar{\mathcal{O}}$ Cover plate of built-in communication port (Port 0)

- Indicators for transmit (TX) and receive (RX) status of built-in communication port (Port0).
- Indicator for Digital Input (Xn).
- 1 Indicator for Digital Output (Yn).
- 1 Indicator for system status (POW, RUN, ERR).
- I/O output expansion header cover [units of 20 points or beyond only], with esthetic purpose and capable of securing expansion cable.
- ⁽¹⁾ FBs-CB22 Communication Board (CB).
- Brain FBs-CB22 CB cover plate (each CB has its own specific cover plate)
- (1) Screw holes of communication board.
- ① Connector for communication board (for 7 types CB of CB2, CB22, CB5, CB55, CB25, CBE, CBCAN, 3 types AIO of B2DA, B2AD, B4AD, and 2 types DAP of BDAP and BPEP)
- D Left side (communication) expansion header (only available in MC/MN model, for CM22, CM25, CM55, CM25E, CM55E, and CMGSM connection).
- (1) Connector for Memory Pack.
- 19 Connector for built-in communication port (Port 0) (With USB and RS232 optional, shown in the figure is for RS232)
- Right side (I/O) output expansion header (only available in units with 20 points or beyond), for connecting with cables from expansion units/modules.

1.2 Appearance of Expansion Unit/Module

There are three types of cases for expansion units/modules. One type uses the same case as main unit that of the 90mm, 130mm, and 175mm, while the other two have thinner 40mm and 60mm cases, which are for expansion modules. All expansion cables (left) of expansion units/modules are flat ribbon cables (5cm long), which were soldered directly on the PCB, and the expansion header (right) is a 14Pin Header, with this to connect the right adjacent expansion units/modules. In the following, each of the three types of expansion units/modules is described as an example:

Expansion unit/module with 90mm, 130mm, or 175mm width case: [-24XY →-∞, -40XY →-∞, -60XY →-∞, -16TC, -16RTD]



Expansion unit/module with 60mm width case: [-16XY^o, -16Y^o, -20X]



■ Expansion module with 40mm width case: [-8XY◊, -8Y◊, -8X, -6AD, -2DA, -4DA, -4A2D, -2A4TC,

-2A4RTD,-7SG1, -7SG2, -2TC, -6TC, -6RTD, -CM5H, -6NTC, -4PT,

-1LC, -1HLC, -VOM]



Expansion module with 40mm width case: [-24X, -24YT, -24YJ, -32DGI]



1.3 Appearance of Communication Expansion Module

The Communication Module (CM) of FBs-PLC has a 25mm-width case, which can be used in the following seven modules: -CM22, -CM25, -CM555, -CM25E, -CM25C, -CM57R.



1.4 List of FBs-PLC Models

Module Na		Name	Specifications
			6 points 24VDC digital input (2 points high speed 100KHz, 2 points medium speed 20KHz, 2 points
		FBs-10MA◇∆–©–C	medium speed total 5KHz); 4 points relay or transistor output (2 points high speed 100KHz, 2 points
			medium speed 20KHz); 1 RS232 or USB port(expandable up to 3); I/O is not expandable
		FBs-14MA⇔∆–©–C	medium speed total 5KHz). 6 points relay or transistor output (2 points medium speed 100KHz, 4 points medium speed 100KHz) 6 points relay or transistor output (2 points high speed 100KHz) 6 points
			medium speed 20KHz); 1 RS232 or USB port(expandable up to 3); I/O is not expandable
			12 points 24VDC digital input (2 points high speed 100KHz, 4 points medium speed 20KHz, 6 points
		FBs-20MA⇔∆–©–C	medium speed total 5KHz); 8 points relay or transistor output (2 points high speed 100KHz, 6 points medium speed 20KHz); 1 RS232 or LISB port(expandable up to 3)
	Pasia		14 points 24VDC digital input (2 points high speed 100KHz, 6 points medium speed 20KHz, 6 points
	Main Units	FBs-24MA◇∆–©–C	medium speed total 5KHz); 10 points relay or transistor output (2 points high speed 100KHz, 6 points medium speed 20(LHz); 4 points relay or transistor output (2 points high speed 100KHz, 6 points
			medium speed 20KHZ); 1 RS232 or USB port(expandable up to 3)
		FBs-32MA◇∆–©–C	medium speed total 5KHz); 12 points relay or transistor output (2 points high speed 100KHz, 6 points
		FBs-32MB◇∆–©–C	medium speed 20KHz); 1 RS232 or USB port(expandable up to 3); (MB is detachable terminal block)
		FBs-40MA◇∆–©–C	24 points 24VDC digital input (2 points high speed 100KHz, 6 points medium speed 20KHz, 8 points medium speed total 5KHz); 16 points relay or transistor output (2 points high speed 100KHz, 6 points
		FBs-40MB◇∆–©–C	medium speed total striz); to points total of transition output (2 points high speed total i.e., o points medium speed 20KHz); 1 RS232 or USB port(expandable up to 3); (MB is detachable terminal block)
		FBs-60MA⇔∆–©–C	36 points 24VDC digital input (2 points high speed 100KHz, 6 points medium speed 20KHz, 8 points
		FBs-60MB⇔∆–©–C	medium speed total 5KHz); 24 points relay or transistor output (2 points high speed 100KHz, 6 points medium speed 20KHz); 1 RS232 or USB port(expandable up to 3); (MB is detachable terminal block)
ł			6 points 24VDC digital input (2 points high speed 200KHz, 2 points medium speed 20KHz, 2 points
		FBs-10MC◇∆–©	medium speed total 5KHz); 4 points relay or transistor output (2 points high speed 200KHz, 2 points
Σ			medium speed 20KHz); 1 RS232 or USB port (expandable up to 5); built-in RTC; I/O is not expandable
ain		FBs-14MC⇔∧–©	medium speed total 5KHz): 6 points relay or transistor output (2 points high speed 200KHz, 4 points medium speed 200KHz, 4 points
ç			medium speed 20KHz); 1 RS232 or USB port (expandable up to 5); built-in RTC; I/O is not expandable
nits			12 points 24VDC digital input (4 points high speed 200KHz, 2 points medium speed 20KHz, 6 points
		FBS-20MC⇔∆–©	medium speed total 5KHz); 8 points relay of transistor output (4 points righ speed 200KHz, 4 points medium speed 20KHz); 1 RS232 or USB port (expandable up to 5); built-in RTC; detachable terminal block
	Advanced		14 points 24VDC digital input (4 points high speed 200KHz, 4 points medium speed 20KHz, 6 points
	Main Units	FBs-24MC◇∆–©	medium speed total 5KHz); 10 points relay or transistor output (4 points high speed 200KHz, 4 points medium speed 200KHz); 1 RS232 or USB port (expandable up to 5); built-in RTC; detachable terminal block
			20 points 24VDC digital input (6 points high speed 200KHz, 2 points medium speed 20KHz, 8 points
		FBs-32MC◇∆–©	medium speed total 5KHz), 12 points relay or transistor output (6 points high speed 200KHz, 2 points
			medium speed 20KHz); 1 RS232 or USB port (expandable up to 5); built-in RTC; detachable terminal block
		FBs-40MC◇∆–©	medium speed total 5KHz); 16 points relay or transistor output (6 points high speed 200KHz, 2 points
			medium speed 20KHz); 1 RS232 or USB port (expandable up to 5); built-in RTC; detachable terminal block
		FBs-60MC☆∧–©	36 points 24VDC digital input (8 points high speed 200KHz, 8 points medium speed total 5KHz); 24 points relay or transistor output (8 points high speed 200KHz). 1 RS232 or USB port (expandable up to 5):
			built-in RTC; detachable terminal block
			2 sets (1 axis) 920KHz 5VDC digital differential input, 10 points 24VDC digital input (4 points high speed
		FBs-20MN◇∆–©	points relay or transistor output (average high speed 200KHz); 1 RS232 or USB port (expandable up to 5);
	NC Positioning Main Units		built-in RTC; detachable terminal block
			4 sets (2 axes) 920KHz 5VDC digital differential input, 16 points 24VDC digital input (4 points high speed
	Main Onits	FBs-32MN◇∆–©	points relay or transistor output (4 points high speed 200KHz); 1 RS232 or USB port (expandable up to 5);
			built-in RTC; detachable terminal block
		FBs-44MN⇔∧–©	sets (4 axes) 920KHz 5VDC digital differential input, 20 points 24VDC digital input (8 points medium speed total 5KHz); 8 sets (4 axes) 920KHz 5VDC digital differential output, 8 points relay or low speed
			transistor output; 1 RS232 or USB port (expandable up to 5); built-in RTC; detachable terminal block
	Expansion Power	FBs-EPW–AC/D24	Power supply of 100~240VAC or 24VDC input for expansion module; 3 sets output power with 5VDC,
	Supply		24VDC, and 24VDC, 14W capacity
	DIO	FBs-40XY	24 points 24VDC digital input, 16 points relay of transistor output, built-in power supply
핂	Expansion Units	FBs-60XY	36 points 24VDC digital input 24 points relay or transistor output, built-in power supply
ght		FBs-8X	8 points 24 VDC digital input
Side		FBs-8Y◇	8 points relay or transistor output
Ψ̈́		FBs-8XY◇	4 points 24VDC digital input, 4 points relay or transistor output
par		FBs-16Y◇	16 points relay or transistor output
oisi	DIO Expansion	FBs-16XY	8 points 24VDC digital input, 8 points relay or transistor output
n M	Modules	FBs-20X	20 points 24VDC digital input
odu			14 points 24VDC digital input, 10 points relay or transistor output
lles			24 points 24 VDC digital input, to points relay of transistor output
			24 pointe bigh depoint 21//DC digital input: 20 pine bacder with lates
		FDS-24A	
1		FBs-24YT/J	24 points high-density transistor SINK(T) or SOURCE(J) output (0.1A max.), 30 pins header with latch

Module		Name	Specifications		
	Thumbwheel switch module	FBs-32DGI	8 sets 4 digits (total 32 digits) thumbwheel switch (or 128 points independent switch) multiplex input module, 30 pins header connector		
	16/7 Segment LED	FBs-7SG1	1 set 8 digits 7-segment/4 digits 16-segment LED display (or 64 points independent LED) output display module, 16 pins header connector		
	display modules	FBs-7SG2	2 sets 8 digits 7-segment/4 digits 16-segment LED display (or 128 points independent LED) output display module, 16 pins header connector		
		FBs-2DA	2 channels, 14-bit analog output module (-10~10V, 0~10V or -20~20mA, 0~20mA)		
		FBs-4DA	4 channels, 14-bit analog output module (-10~10V, 0~10V or -20~20mA, 0~20mA)		
	AIO modules	FBs-4A2D	4 channels, 14-bit analog input (same specification as 6AD)+2 channels, 14-bit analog output (same specification as 2DA) combo module		
		FBs-6AD	6 channels, 14-bit analog input module (-10~10V, 0~10V or -20~20mA, 0~20mA)		
		FBs-2TC	2 channels, thermocouple temperature input module with 0.1°C resolution.		
	Temperature	FBs-6TC	6 channels, thermocouple temperature input module with 0.1°C resolution.		
	measurement	FBs-16TC	16 channels, thermocouple temperature input module with 0.1°C resolution.		
	modules	FBs-6RTD	6 channels, RTD temperature input module with 0.1°C resolution.		
		FBs-16RTD	16 channels, RTD temperature input module with 0.1°C resolution.		
		FBS-0NTC	o channels, NTC temperature input module with 0.1 C resolution.		
	AI + Temperature Measurement	FBs-2A4TC	input (same specifications as 6TC) combo module		
	combo modules	FBs-2A4RTD	specifications as 6RTD) combo module		
	Voice modules	FBs-VOM	Built-in 1MB memory (play continuously up to 2 minutes), extendable 4GB SD card(play continuously up to 8,000 minutes) voice module, 245 messages, output 2W		
	Load Cell Module	FBs-1LC	1 channel, load cell measurement module with 16-bit resolution (including sign bit)		
	Potential Meter Module	FBs-4PT	4 channels, 14-bit potential meter input module (Impedance range: 1~10K Ω)		
		FBs-CM22	2 ports RS232 (Port3 +Port 4) communication module		
		FBs-CM55	2 ports RS485 (Port3 +Port 4) communication module		
	Communication modules	FBs-CM25	1 port RS232 (Port3) + 1 port RS485 (port 4) communication module		
		FBs-CM25E	1 port RS232 (Port3) + 1 port RS485 (port 4) + Ethernet network interface communication module		
		FBs-CM55E	1 port RS485 (Port3) + 1 port RS485 (port 4) + Ethernet network interface communication module		
		FBs-CMZB	ZigBee communication module		
		FBs-CMZBR	ZigBee communication repeater		
		FBs-CMGSM	GSM wireless communication module		
		FBs-CM25C	General purpose RS232 to RS485/RS422 communication interface converter with photocouple isolation		
eft (FBS-CM5R	General purpose R5485 repeater with photocouple isolation		
Side E		FBs-CM5H	connection		
xp			2 parts RS232 (Port 1+ Port 2) communication board		
ans		FBs-CB5	1 port RS485 (Port 2) communication board		
ion	Communication	FBs-CB55	2 ports RS485 (Port 1+ Port 2) communication board		
Mo	boards	FBs-CB25	1 port RS232 (Port 1) + 1 port RS485 (Port 2) communication board		
dule		FBs-CBE	1 port 10 Base T Ethernet communication board		
ß		FBs-CBEH	1 port 100 Base T Ethernet communication board		
		FBs-CBCAN	1 port CANopen communication board		
		FBs-B2DA	2 channels, 12-bit analog output board (0~10V or 0~20mA)		
	AIO boards	FBs-B2A1D	2 channels, 12-bit analog input + 1 channel, 12-bit analog output combo analog board (0~10V or 0~20mA)		
		FBs-B4AD	4 channels, 12-bit analog input board (0~10V or 0~20mA)		
	Precision Load Cell Module	FBs-1HLC	1 channel, high precision weighing control module with 24-bit resolution		
	3-Axis Motion Control Module	FBs-30GM	3-Axis with linear and circular interpolation advanced motional control module, 3 sets of 200KHz high speed pulse input, 3 sets of 500KHz high speed pulse output, 14 points main unit, 16M Bytes program capacity, 20K Words retentive file register, built-in RS485 and Ethernet, 7.62mm detachable terminal block		
		FBs-BDAP	Board type Data Access Panel		
		FBs-BPEP	Board type Parameter Entry Panel		
		FBs-PEP/PEPR	Multi characters with graphics-based Parameter Entry Panel, built-in RFID Read/Write module with PEPR		
	Simple HMI	FBs-DAP-B/BR	16 X 2 LCD character display, 20 keys keyboard, 24VDC power supply, RS485 communication interface, built-in RFID Read/Write module with BR		
		FBs-DAP-C/CR	16 X 2 LCD character display, 20 keys keyboard, 5VDC power supply, RS232 communication interface, built-in RFID Read/Write module with CR		

Module Name			Specifications
	RFID Card	CARD-H	Read / Write wireless card (for FBs-DAP-BR/CR and FBs-PEPR)
	Programming	FP-08	FBs- Series PLC handheld programmer
	Devices	Winproladder	FATEK-PLC Winproladder Programming software
	Memory Pack	FBs-PACK	FBs-PLC program memory pack with 20K Words program, 20K Words register, write protection switch
	PWMDA module	PWMDA	10-bit single channel pulse width modulation(PWM) 0~10V analog output (AO) module
	USB- RS232 Converter Cable	FBs-U2C-MD-180	Communication converter cable with standard USB AM connector to RS232 MD4M connector (used in standard PC USB to FBs main unit Port 0 RS232), length 180cm
		FBs-232P0-9F-150	MD4M to DB9F communication cable (FBs main unit Port 0 RS232 connect to standard DB9M), length 150cm
Per	Communication	FBs-232P0-9M-400	MD4M to DB9M communication cable (FBs main unit Port 0 RS232 connect to DB9F), length 400cm
iphera	cables	FBs-232P0-MD-200	MD4M to MD4M communication cable (FBs main unit Port 0 RS232 connect to FBs-PEP/PEPR), length 200cm
al and		FBs-232P0-MDR-200	MD4M to 90° MD4M communication cable (FBs main unit Port 0 RS232 connect to FBs-PEP/PEPR), length 200cm
Acces	High density DIO cable	HD30-22AWG-200	High density modules(FBs-24X, FBs-24YT/J, FBs-32DGI) connector, 30pin Socket, 22AWG I/O cable, length200cm
sory		DBAN.8-nR	0.8" 4-digit 16-segment LED display, n means R(Red) 16-segment LED characters display installed, can be 1~4
		DBAN.2.3-nR	2.3" 4-digit 16-segment LED display, n means R(Red) 16-segment LED characters display installed, can be 1~4
	16/7-Segment LED display	DB.56-nR	0.56" 8-digit 7-segment display, n means R(Red) 7-segment LED characters display installed, can be 1~8
		DB.8-nR	0.8" 8-digit 7-segment display, n means R(Red) 7-segment LED characters display installed, can be 1~8
		DB2.3-nR	2.3" 8-digit 7-segment display, n means R(Red) 7-segment LED characters display installed, can be 1~8
		DB4.0-nR	4.0" 4-digit 7-segment display, n means R(Red) 7-segment LED characters display installed, can be 1~4
	Training Box	FBs-TBOX	46cm x 32 cm x 16cm suitcase, containing FBs-24MCT main unit. FBs-CM25E communication module (RS232 + RS485 + Ethernet network), 14 simulated input switches, 10 external relay output, Doctor terminal outlet I/O, peripherals such as stepping motor, encoder, 7-segment display, 10 of 10mm LED indicator, thumbwheel switch, and 16 key keyboard.

1. \diamond : R - Relay output; T - Transistor SINK(NPN) output; J - Transistor SOURCE (PNP) output

2. Δ : 2 – built-in RS232 port; U – built-in USB port (non-standard)

3. \odot : AC - 100~240VAC power supply; D12 - 12VDC power supply; D24 - 24VDC power supply

4. -C: Blank - Standard; -C - add in RTC

5. The unmarked frequencies of Digital Input (DI) or Digital Output (DO) are low speed.

1.5 Specifications of Main Unit

Item					Specification	Note
Exe	Execution Speed				0.33uS / per Sequence Command	
Spa	ce of C	ontrol Pro	gram		20K Words	
Program Memory					FLASH ROM or SRAM + Lithium battery for Back-up	
Seq	uence	Command	b		36	
Арр	lication	Comman	nd		326 (126 types)	Include Derived Commands
Flov	v Chart	(SFC) Co	ommand		4	
	х	X Output Contact(DI)		DI)	X0~X255 (256)	Corresponding to External Digital Input Point
	Y	Output F	Relay(D0))	Y0~Y255 (256)	Corresponding to External Digital Output Point
Sing	TR	Temporary Relay		y	TR0~TR39 (40)	
le P				Non-retentive	M0~M799 (800)*	Can be configured as retentive type
oint	м	Interna	l Relay	Non-recentive	M1400~M1911 (512)	
₿IJ	111			Retentive	M800~M1399 (600)*	Can be configured as non-retentive type
Sta		Special	Relay		M1912 ~ M2001 (90)	
atus 》	s	Step	Relav	Non-retentive	S0~S499 (500)*	S20~S499 can be configured as retentive type
		0.00		Retentive	S500~S999 (500)*	Can be configured as non-retentive type
	Т	Timer "T	ïme Up"	Status Contact	T0~T255 (256)	
ľ	С	Counter"	'Count U	p" Status Contact	C0 ~ C255 (256)	
		Current	0.01S	Time base	T0~T49 (50)*	
	TMR	R Time Value Register	0.1S T	ime base	T50~T199 (150)*	T0 ~ T255 Numbers for each time base
			1STim	e base	T200 ~ T255 (56)*	
	CTR	Current		Retentive	C0~C139 (140)*	Can be configured as non-retentive type
		Counter	10-BI	Non-retentive	C140~C199 (60)*	Can be configured as retentive type
		Value	20 04	Retentive	C200 ~ C239 (40)*	Can be configured as non-retentive type
		Register	32-BIL	Non-retentive	C240~C255 (16)*	Can be configured as retentive type
		HR DR		Detentive	R0~R2999 (3000)*	Can be configured as non-retentive type
	HR			Retentive	D0~D3999 (4000)	
Reg				Non-retentive	R3000~R3839 (840)*	Can be configured as retentive type
jister (Data Register		Retentive	R5000~R8071 (3072)*	When not configured as ROR, it can serve as normal register (for read/Write)
Ŵ	HR			Read-only	R5000 ~ R8071 can be configured as ROR,	ROR is stored in special ROR area and
RD	ROR			Register		Not consume program space
Data				File Register	F0~F8191 (8192)*	commands
¥ ¥	IR	Input reę	gister		R3840 ~ R3903 (64)	Corresponding to external numeric input
	OR	Output F	Register		R3904~R3967 (64)	Corresponding to external numeric output
	SR	Special	System	Register	R3968 ~ R4167 (197) R4000 ~ R4095 (96)	
	^	0.1mSH	igh Spe	ed Timer register	R4152 ~ R4154 (3)	
	pec	High Sp	peed H	lardware(4 sets)	DR4096 ~ DR4110 (4×4)	
	ial R	Regis	ster S	Software (4 sets)	DR4112~DR4126 (4×4)	
	egister〉	Real Tim (Not ava	ne Calen ilable in	dar Register MA model)	R4128 (sec) R4128 (min) R4130 (hour) R4131 (day) R4132 (month) R4133 (year) R4134 (week)	Optional for MA module
	XR	Index Re	gister		V, Z (2), P0 ~ P9 (10)	
		External	_ Interrup	Control	32 (16 point input positive/negative edges)	
Co	ntrol	Internal I	nterrupt	Control	8 (1, 2 3, 4, 5, 10, 50, 100mS)	
0.1mS High Speed Timer (HST)		ST)	1 (16bits), 4 (32bits, derived from HHSC)			

	Hardware High Speec Counter (HHSC) /32 bits		Channels	Up to 4			
Hig			eed Counting mode	8 (U/D, U/D×2, K/R K/R×2, A/B, A/B×2, A/B×3 A/B×4)			
h Spe			Counting frequency	Up to 200KHz (single-end input) or 920KHz (differential input)	 Total number of HHSC and SHSC is 8. 		
ed (Channels	Up to 4	• HHSC can change into High Speed		
Counte	Softw	are High Spe Counter	ed Counting mode	3 (U/D、K/R、A/B)	Timer with 32 bits/0.1mS Time base.		
, sr	(Sł	ISC) /32 bits	Counting frequency	Maximum sum up to 5KHz			
Con		Port0 (RS2	232 or USB)	Communication Speed 4.8Kbps ~ 921.6Kbps (9.6Kbps)*			
nterfa	(F	~ Port1 RS232, RS48	~ Port4 35 or Ethernet)	Communication Speed 4.8Kbps ~ 921.6Kbps (9.6Kbps)*	Port1 ~ 4 talk FATEK or Modbus RTU Master/Slave Communication Protocol		
ce	Maximum Conne		Connections	254			
	Number of Axes		xes	Up to 4			
Pos	NC sitioning Output Freq		uency	200KHz single output (single) 100KHZ (A/B way) 920KHz(single way) and 460KHz(A/B way) differential output.			
(F	PSO)	Output Pulse Mode		3 (U/D、K/R、A/B)			
		Positioning Language		Special Positioning Programming Language			
цо		Number of Points		Up to 4			
0	utput	ut Output Frequency		72Hz ~ 18.432KHz (with 0.1 % resolution) 720Hz ~ 184.32KHz (with 1 % resolution)			
	Conturned in part				Deinte	Max.36 points (all of main units have the feature)	
			Foints	> 10µS(super high speed/high speed input)			
	Capture	ainput	Captured pulse	> 47µS(medium speed input)			
			width	> 470µS(mid/low speed input)			
				Frequency 14KHz ~ 1.8MHz	Chosen by frequency at high frequencies		
Set	ting of D	igital Filter	X0~X15	Tine constant 0 ~ 1.5mS/0 ~ 15mS,adjustable by step of 0.1mS/1mS	Chosen by time constant at low frequencies		
			X16~X35	Time constant 1mS~15mS,adjustable by step of 1mS			
Maximum expandable module		able module	32				

1.6 Environmental Specifications

Item			Specification	Note	
Operating Ambient Temperature	Enclosure	Minimum	5°C		
	equipment	Maximum	40°C		
	Open equipment	Minimum	5°C		
		Maximum	55°C		
Storage Temperature			-25°C ~ +70°C		
Relative Humidity (non-condensing, RH-2)			5% ~ 95%		
Pollution Level			Degree II		
Corrosion Resistance		By IEC-68 Standard			
Altitude		≦2000m			
Vibration	Fixed by DIN RAIL		0.5G, for 2 hours each along the 3 axes		
VIDIATION	Secured by screws		2G, for 2 hours each along the 3 axes		
Shock			10G, 3 times each along the 3 axes		
Noise Suppression			1500Vp-p, width 1us		
Withstand Voltage		1500VAC, 1 minute	L, N to any terminal		

Warning

The listed environmental specifications are for FBs-PLC under normal operation. Any operation in environment not conform to above conditions should be consulted with FATEK.

1.7 Connection Diagrams of Various Models

1.7.1 NC Control Main Unit [7.62mm Detachable Terminal Block]

• 20 point digital I/O main unit (12 points IN, 8 points OUT)



• 32 point digital I/O main unit (20 points IN, 12 points OUT)



1.7.2 Basic/Advanced Main Unit [7.6

[7.62mm Terminal Block, fixed in model MA, detachable in models MB/MC]

14 point digital I/O main unit (8 points IN, 6 points OUT)

• 10 point digital I/O main unit (6 points IN, 4 points OUT)



• 20 point digital I/O main unit (12 points IN, 8 points OUT)



• 24 point digital I/O main unit (14 points IN, 10 points OUT)



• 32 point digital I/O main unit (20 points IN, 12 points OUT)



• 40 point digital I/O main unit (24 points IN, 16 points OUT)



• 60 point digital I/O main unit (36 points IN, 24 points OUT)



1.7.3 Digital I/O Expansion Unit

[7.62mm fixed terminal block]

• 24 point I/O expansion unit (14 points IN, 10 points OUT)



40 point I/O expansion unit (24 points IN, 16 points OUT)



60 point I/O expansion unit (36 points IN, 24 points OUT)



1.7.4 Digital I/O Expansion Module [7.62mm fixed terminal block]

8 point digital I/O module (4 points IN, 4 points OUT) •



8 point digital output module (8 points OUT)



20 point digital input module (20 points IN) X1 | X3 | X5 | X7 | X9 X2 | X4 | X6 | X8 | X10 s/s FBS-20X

X11 X13 X15 X17 X19 (a) X12 X14 X16 X18 X20

8 point digital input module (8 points IN) S/S X1 X3 X2 X4 FBS-8X X5 X7 16 point digital I/O module (8 points IN, 8 points OUT) X1 | X3 | X5 | X7 | • | 1 X2 | X4 | X6 | X8 | • S/S FBs-16XY C5 C3 16 point digital output module (16 points OUT) C1 | Y2 | C3 | C5 | Y6 | Y8 | Y1 | Y3 | Y4 | Y5 | Y7 | • FBs-16Y Y9 Y11 Y12 Y13 Y15 C9 Y10 C11 C13 Y14 Y16 24 point digital I/O module (14 points IN, 10 points OUT)
 X3
 X5
 X7
 X9
 X11
 X13

 X2
 X4
 X6
 X8
 X10
 X12
 X14

FBs-24XY

 Y2
 Y3

 ⊕
 C1
 Y1
 C3
 Y4
 C5 C5 YIO 40 point digital I/O module (24 points IN, 16 points OUT)

X1



60 point digital I/O module (36 points IN, 24 points OUT)



1.7.5 High-Density Digital I/O Expansion Module

24 point high-density input module • (24 points IN)

1				
	FBs-24X			
	FE S/S1 X2 X4 X6 S/S2 X10 X12 X10 X12 X16 S/S3 X18	SS 	200000000000000	24X X1 X3 X5 X7 FG X9 X11 X15 FG X17 X19 X15 X17 X19
	X20 X22 X24	0 0 29	- - - 30	X21 X23 FG

1.7.6 Numeric I/O Expansion Module

7 segment LED display module (8 digits/-7SG1, 16 digits/-7SG2) [16 pin/2.54mm Header connector]

[30Pin/2.54mm Header connector]

• 24 point high-density transistor output module (24 points OUT)

FBs-24	ŧΥT	FB	s-24	1YJ
V1+ Y2 Y4 Y4 Y6 V2+ Y10 V2+ Y10 V2+ Y10 V2+ V1+ Y10 V2+ V1+ V2+ V1+ V2+ V1+ V2+ V1+ V2+ V2+ V2+ V2+ V2+ V2+ V2+ V2	Y1 Y3 Y5 Y7 V1- Y9 Y11 Y13 Y15 V2- Y17 Y19 Y21	V1+ Y2 Y4 Y6 Y8 V2+ Y10 Y12 Y14 Y16 V3+ Y18 Y20 Y20		Y1 Y3 Y5 Y7 V1- Y9 Y11 Y13 Y15 V2- Y17 Y19 Y21
Y22 0 0 Y24 0 0 29 30	V3-	Y22 Y24	29 30	¥23 V3-
',				•

- [2.54mm Header connector]
 - Thumbwheel switch multiplex input module (4 digits×8) [30Pin/2.54mm Header connector]



٢ CH0 FBs-7SG1/2 CH1

1.7.7 Analog I/O Expansion Module

[7.62mm fixed terminal block]

6 channel A/D analog input module



2 channel D/A output module



• 4 channel D/A output module



• 4 channel A/D input, 2 channel D/A output module



1.7.8 Temperature Input Module

[7.62mm fixed terminal block]

• 2/6 channel thermocouple input module



• 16 channel thermocouple input module

T0+ T1+ T2+ T3+ T4+ T5+ T6+ (a) T0- T1- T2- T3- T4- T5- T6-
FBS-16TC
17- 10- 15- 110- 111- 112- 115- 114- 115-

• 6 channel RTD input module

FBs-6RTD
P2+ P3+ P4+ P5+ P2- P3- P4- P5-
● 1V IV - R0+ R1+ ⊕ • R0- R1-
FBs-6NTC

• 16 channel RTD input module



1.7.9 Analog/Temperature Combo Module

• 2 channel A/D analog input & 4 channel thermocouple input module



[7.62mm fixed terminal block]

• 2 channel A/D analog input & 4 channel RTD input module



1.7.10 Expansion Power Module [7.62mm fixed terminal block]



1.7.11 Voice Output Module

[7.62mm fixed terminal block]



1.7.12 Potential Meter Module

[7.62mm fixed terminal block]



1.7.13 Load Cell Module

[7.62mm fixed terminal block]



1.7.14 Communication Module (CM)

[DB-9F connector/3Pin or 4Pin spring terminal block]

2 RS232 ports



• 1 RS232 + 1 RS485 ports



• 2 RS485 ports + Ethernet



2 RS485 ports



1 RS232 + 1 RS485 + Ethernet



● RS232 ↔ RS485 /RS222 Converter



- RS485 Repeater ●
- GSM/GPRS





RS485 HUB
 [7.62mm fixed terminal block]



1.7.15 Communication Board (CB)

• 1 RS232 port



[DB9F/3Pin spring terminal block](Below are outlooks of CB and the corresponding cover plates)

2 RS232 ports



FBs-CB22

• 1 RS485 port



• 1 RS232 + 1 RS485 ports



2 RS485 ports



1 Ethernet port



CANopen



1.7.16 Analog Expansion Board

[5Pin European terminal block]

• 4 channel A/D analog input board



 2 channel A/D analog input & 1 channel D/A analog output board



• 2 channel D/A analog output board



1.8 Drawings with External Dimensions

(1) Outlook I:

Main Unit: FBs-10M[△], FBs-14M[△]

Expansion Module: FBs-16Y,FBs-16XY, FBs-20X

* (Main Unit and Expansion Module have the same type of base, with different top cover, as shown in the figure)



(2) Outlook II:

Main Unit: FBs-20M^A, FBs-24M^A, FBs-32M^A, FBs-40M^A, FBs-60M^A Expansion Module: FBs-24XY(©), FBs-40XY(©), FBs-60XY(©), FBs-16TC, FBs-16RTD



units: mm

W	Model
90mm	FBs-20M△, FBs-24M△, FBs-24XY(◎), FBs-16TC, FBs-16RTD
130mm	FBs-32M△, FBs-40M△, FBs-40XY(◎)
175mm	FBs-60M△, FBs-60XY(◎)

(3) Outlook III:

* (Modules \oplus and \oslash have the same type of base, with different top cover. Top cover of Module \oplus is shown in the following figure)



(4)

units: mm

) Outlook IV:

Communication Module: FBs-CM22, FBs-CM55, FBs-CM25, FBs-CM25E, FBs-CM55E, FBs-CM25C, FBs-CM5R

* (All modules have the same type of base, with different top cover. Top cover of Module -CM25E is shown in the figure)





units: mm

(5) Outlook V:

Programming Panel: FP-08





(6) Outlook VI:

Data Access Panel: FB-DAP

7

t 6.5



units: mm

(7) Outlook VII:

7-segment / 16-segment LED display board : DB.56-8R/DB.8-8R/DB2.3-8R/DB4.0-4R/DBAN.8-4R/DBAN2.3-4R



<u>DB.56-8R</u>



<u>DB.8-8R</u>







<u>DB4.0-4R</u>



DBAN.8-4R



DBAN2.3-4R

Chapter 2 System Configuration

2.1 Single-Unit System of FBS-PLC

Intelligent

Peripherals



The Single-Unit system means a system built only by a single FBs-PLC and its expansion unit/modules and communication boards/modules. Such system have a limited capability (refer), beyond that capability can incorporate CPU communication via LINK function for expansions (please refer to the next paragraph). The figure below shows the block diagram of the Single-Unit system of FBs-PLC, where, besides the available main units , the available communication peripherals resources and I/O expansion resources are depict on the left and the right respectively.

For the I/O of FBs-PLC, it can achieve a maximum of 256 point digital input (DI), 256 point digital output (DO), 64 word numeric input (NI), and 64 word numeric output (NO). Combined with various special interface modules, it can directly connect with devices such as Thermocouple, RTD, 7-segment LED display, and the Thumbwheel switch, which are shown on the right in the above figure.

Regarding communication resources, the FBs-PLC hardware can accommodate up to 5 communication ports (with a maximum speed of 921.6Kbps). In addition to providing the standard FATEK communication protocol, it also supports the Modbus master/slave protocol or any user-defined protocol. This functionality easily renders the connections with intelligent peripherals such as electronic scale, bar code reader, and various meters and gauges.

2.2 Formation of Multi-Unit System

By connections through communication ports and specific communication drivers, multiple Single-Unit PLC systems can be integrated to achieve resources sharing among multiple PLC or PLCs and its host computer. It is described as follows:

2.2.1 Connection of Multiple FBs-PLC (CPU Link)



As shown in the figure, through the usage of high-speed RS-485 network, can easily establish the connections of 2~254 main units (each PLC with its own station number). All need to do is to write and execute CPU Link commands in one of the main units, which makes it the Master of the CPU Link network. No other command is necessary for other Slave units. The Master CPU will automatically collect the information or data in the specific areas of all units (including the Master) and put it into the Common Data areas(CDM) of all units. Thus all the units connected by network can share the data for each other and turning the finite Single-Unit system with limited I/O into a huge system.



Besides the above area network connection, FBs-PLC can also be connected using MODEM via the phone line (either leased line or public phone line) to form remote multiple PLC Link. (When using a public phone line, the Master PLC will perform consecutive dialing for all its Slave PLC.)

2.2.2 Connection of FBs-PLC with Host Computer or Intelligent Peripherals

Any one of the five communication ports on FBs-PLC can be used to connect to an upper-level computer or other systems, with this architecture, the FBs-PLC is playing the Slave role. FBs-PLC supports the FATEK and Modbus protocol. Connection can be established as long as the upper-level computer or intelligent peripherals use either one of the two protocols. In the application, in which driver for FATEK or Modbus is not available, FATEK also provide standard DDE communication server, which enables FBs-PLC to connect with any computer system supporting DDE. The following is the block diagram.


Chapter 3 Expansion of FBS-PLC

If the I/O point of the. Main unit of the applied FBs-PLC is not enough for a specific application, then can expand it with the additional expansion units/modules. Besides I/O point there also have the requirements to expand the communication port in some occasions.

3.1 I/O Expansion

The expansion of FBs-PLC I/O consists of Digital I/O (DI/O, which status is represented by a single bit) and the Numeric I/O (NI/O, which status is represented by a 16-bit Word). Either the DI/O or the NI/O expansion is realized through expansion units or modules cascaded thru the usage of the "I/O Output Expansion Connector" located at the right side of FBs-PLC or expansion unit/ module.

The I/O points of FBs-PLC system are limited to 512 points of DI/O (256 points for DI and DO, respectively), 128 words of NI/O (64 words for NI and NO, respectively). Besides this there are two limits imposed by hardware: \triangle . A maximum number of 32 units or modules can be used in the expansion. \triangle . The total length of the expansion cables cannot exceed 5 meters.

Caution

- If the I/O points of the application system exceed one of the limitations(256 DI,256 DO,64 NI, 64 NO), while startup the main unit of FBs-PLC will treat this as an illegal I/O configuration, which in return will flag as an error situation by turn on the "ERR" LED and put the error code in Y0~Y3 LED(refer the page 8-2, Chapter 8). The corresponding error code will also be indicated in the CPU status register (R4049).
- 2. The maximum number of expansion units/modules of FBs-PLC is 32. Beyond this numbers will be treated as an invalid I/O configuration and the main unit will stop its operation, which in return will flag as an error situation by turn on the "ERR" LED and put the error code in Y0~Y3 LED(refer the page 8-2, Chapter 8). The corresponding error code will also be indicated in the CPU status register (R4049).

Warning

1. The maximum length of the I/O expansion cable for FBs-PLC is 5 meters. Cables longer than that will cause incorrect I/O operation because of excess signal delay in hardware or noise pickup, resulting in damage to equipment or posing hazard to operating personnel. Since this kind of situation cannot be detected by the PLC main unit, users are advised to take extra cautions and necessary measures.

3.1.1 Digital I/O Expansion and I/O Numbering

Digital I/O means I/O with the discrete type status, including digital input (with initial X in DI numbering) and digital output (with initial with Y in DO numbering). The DI and DO of FBs-PLC can both be expanded up to 256 points (numbered as X0~X255 and Y0~Y255, each with 256 points).

The status of input contacts (X0~X255) of PLC come from the input signal connected to the digital input terminal block on main unit or expansion unit/module; while the status appears at digital output terminal block of main unit and expansion unit/module reflects the digital output relay (Y0~Y255) status inside PLC.

On FBs-PLC main unit, at the position below the digital input terminal block and the position above the output terminal block, there have labels indicate the corresponding signal name. They label each terminal with numbers representing the corresponding digital input contact Xn and digital output relay Yn. In the example of the main unit in FBs-24MCR, the corresponding digital input contacts on the input terminal block are labeled X0~13, and the corresponding digital output relays on the output terminal block Y0~Y9. Users only need to locate the printed label for each terminal to find out its I/O number. The LED status display region also indicates the ON/OFF status for all DI(X0~X13) and DO(Y0~Y9)

on the main unit. Users can easily find each terminal with its I/O number and LED status indication, as shown in the figure below using X10 and Y6 as an example:



While the various expansion units/modules other than the main units have the same printed labels on the input/output terminals as the main units do, these labels are only relative I/O numbers, different from the absolute I/O numbers on main units. The number of a terminal only represents its order on the expansion unit/module. For example, the first contact is X1 or Y1, the second X2 or Y2, etc. All numbers on the expansion unit/module begin with 1. The actual number of digital input contact or the output replay, however, is determined by summing the numbers on all previous expansion units/modules and the main unit. See the following figure and its calculation.



As shown in the above figure, because the top X numbers of the previous two units are 23 and 14, respectively, the number of input contact X12 on second expansion unit should be:

X (23 + 14 + 12) = X49

3.1.2 Numeric I/O Expansion and I/O Channel Mapping

The numeric I/O in FBs-PLC treat 16 single-bit data as one 16-bit numeric data (Word) ranging from the 0~65535. Since all numeric data of FBs-PLC are stored in the register inside PLC (16-bit width), therefore numeric I/O is also called register I/O. The Input Register (IR) has 64 Word (R3840 ~ R3903) for inputs from external numeric input (NI) module, and the Output Register (OR) also has 64 Word (R3904 ~ R3967) for outputs to external numeric output (NO) module.

Analog Input Module, Temperature Module, and Thumbwheel switch multiplex input module are of Numeric input (NI) modules which use input register (IR) to convey the status. Analog Output Module, 7 Segments Display Module are of Numeric output (NO) modules which output is directly from the Output register (OR). The Analog Input, Temperature Input, and Analog Output is of analog voltage or current, while the Thumbwheel switch Input or 7 Segments Display Output uses user-friendly BCD number signal. Either the magnitude of voltage or current or the value of BCD number is represented by the 16-bit value of the corresponding register. The corresponding current/voltage signal or BCD value of any IR or OR on the NI/O module is named as a Channel (CH). The channels on the NI module are called numeric input channels (NI channels) and those on NO module numeric output channels (NO channels). The number of IR/OR used by NI and NO channels on each module varies depending on the module type or working mode. The following table lists the numbers of IR and OR used by NI and NO channels on each NI/O module:

NI/O		NO	Number of	Number of	
NI/O Madula Nama	NI Channel Label	Channel	IR occupied	OR occupied	Note
		Label	(Word)	(Word)	
	CH0		1		
	CH1		1		
	CH2		1		
FDS-0AD	CH3		1		
	CH4		1		
	CH5		1		
FBe-2DA		CH0		1	
1 03-207		CH1		1	
		CH0		1	
FBs-1DA		CH1		1	
1 03-407		CH2		1	
		CH3		1	
	CH0		1		
	CH1		1		
FBs-4A2D	CH2	-	1		
1 03-4/20	CH3		1		
		CH0		1	
		CH1		1	
	VI0(V)	-	1		
	110(1)		1		The voltage and current inputs can't
	VI1(V)	-	1		be used at the
FBs-B4AD	1()	-			same time in the
	VI2(V)		1		same channel. It
	112(1)				only one (V or I)
	VI3(V)				available
	113(1)	-	1		
		VO0(V) IO0(I)		1	Both voltage and current will be
rds-dzua		V01(V) I01(I)		1	outputted at the same time.

	VIC)(V)		4		The voltage and
	IIC	D(I)		I		current inputs can't
	VI1	I(V)				be used at the
				_		same time in the
	111	1(1)		1		same channel. It
FDS-DZATU		()				available
			$V \cap 0 (V)$			Both voltage and
			VO0(V)			current will be
			100(1)		1	outputted at the
						same time.
FBs-32DGI	Unla	beled		8		1 CH only
FBs-7SG1			CH0		3(D)	_
					4(ND)	D: decode mode
			CH0		3(D)	ND : non-decode
FBs-7SG2					4(ND)	mode
			CH1		2(D)	_
					4(ND)	
FBs-2TC	CH0			1		1 CH only
	CH1			4		4.011
FBS-01C/0RTD	CHU			1		
FBS-16TC/16RTD	CHU	CH15		1		
	2A	CHU		1	-	
		CHI		1	-	
FBs-2A4TC		CH0		2		
	4TC		-			
		CH2	-			
				4		
	2A		-	1		
			-	1	-	
FBs-2A4RTD						
	4TC			2		
EBs-6NTC	СНО	~CH5		1		
FBs-1LC	0110	H0		1		
	C	HO		1		
	C	H1	-	1		
FBs-4PT	C	H2		1		
	C	H3		1	1	
					1	Or unused

The corresponding IR or OR number calculation of the NI/O module starts from the first expansion unit/module(main unit itself does not have any NI/O). The first NI channel corresponds to the first IR register (R3840). Adding R3840 with the number of IR used by the first NI channel gives the IR number of the second NI channel. Adding the IR number of the second NI channel with the number of IR used by the second NI channel gives the IR number of the third NI channel. All other numbers can be obtained accordingly. Similarly, the first NO channel corresponds to the first OR (R3904). Adding R3904 with the number of OR used by the first NO channel gives the OR number of the second NO channel. (In the cumulative calculation of NI channels, care only for NI channels and disregard DI/O and NI. Similarly, in the case of NO channels, disregard DI/O and NI channels.) The following figure helps users find out the relation between NI/O channels and PLC's IR and OR.



During the startup stage, FBs-PLC will automatically detect the types and CH numbers of expansion units/modules. While operation, the FBs-PLC will read the CH input values from the NI module and stores them into corresponding IR(R3804 ~ R3903) and outputs OR values (R3904~R3967) to channels on the NO module. No pre-configuration or setting by users is required.

3.2 Expansion of Communication Port

The main unit of FBs-PLC has one built-in communication port (port 0, with optional USB or RS232 interface). Expansion of communication ports can be achieved by employing Communication Board (CB) or Communication Module (CM). The available models of CB and CM for FBs are:

	Model Number	Specifications
	FBs-CB2	1 RS232 (port2) communication board
Com	FBs-CB22	2 RS232 (port1 & port2) communication boards
mun	FBs-CB5	1 RS485 (port2) communication board
icati (CB)	FBs-CB55	2 RS485 (port1 & port2) communication boards
	FBs-CB25	1 RS232 (port1) + 1 RS485 (port2) communication board
Board	FBs-CBE	1 Ethernet communication board
	FBs-CBCAN	1 CANopen® communication board

0	FBs-CM22	2 RS232 (port3 & port4) communication modules
0mn Mod	FBs-CM55	2 RS485 (port3 & port4) communication modules
nunio lule (FBs-CM25	1 RS232 (port3) + 1 RS485 (port4) communication expansion module
catic (CM)	FBs-CM25E	1 RS232 (port3) + 1 RS485 (port4) communication module with Ethernet
ň	FBs-CM55E	1 RS485 (port3) + 1 RS485 (port4) communication module with Ethernet

Communication boards, which can be directly installed on FBs main units, are employed for expansion of communication ports port1 and port2. Communication modules are independent modules used for the expansion of communication ports port3 and port4 and need to be mounted against the left side of FBs main unit and connected to the main unit via a 14pin connector. The labels of communication ports are marked on the cover plate of communication boards and modules, from which users can easily identify each port. Except that the built-in communication port (Port0) can only be used for USB or RS 232 interface, all the other ports (Port 1~4) can be used for RS232 or RS 485 interface in CB and CM. The following figure shows an example of expansion of 5 (maximum allowed number) communication ports (CB22+CM25E):

The most expansion of communication port diagram



Chapter 4 Installation Guide

Danger

- 1. Turn off all power during installation of FBs-PLC or related equipments to prevent electric shock or damage to equipment.
- 2. Upon completion of all installation wiring, put the protective cover back on the terminal block before turning on the power to avoid electrical shock.
- 3. During installation, never remove the dust cover sheet that were surrounded the PLC before wiring is completed to avoid complications such as fire hazards, breakdown, or malfunction caused by drill dust or wire shreds falling inside PLC.
- 4. Upon completion of installation and wiring, remember to remove the dust cover sheet to avoid fire, breakdown or malfunction, caused by overheating.

4.1 Installation Environment

Caution

- 1. Environmental specifications of FBs-PLC cannot exceed those listed in this manual. In addition, do not operate this equipment in environments with oil smoke, conductive dust, high temperatures, high humidity, corrosion gases, inflammable gases, rain or condensation, and high vibrations and shock.
- 2. This product has to be housed appropriately whether it's used in a system or standalone. The choice and installation of housing must comply with local national standards.

4.2 PLC Installation Precautions

To avoid interference, the PLC should be installed to keep from noise sources such as high- voltage or high-current lines and high power switches. Other precautions are:

4.2.1 Placement of PLC

Fixation of FBs-PLC, which can be fixed by DIN RAIL or screws, should place vertically and start from the main unit on the left to the expansion unit on the right. A typical figure of placement is shown below:



4.2.2 Ventilation Space

The heat in FBs-PLC is ventilated via air circulation. There should reserve more than 20mm space, both below and above PLC, and with vertical installation, for ventilation. as shown in the figure below:





4.3 Fixation by DIN RAIL

In an environment with slight vibration (less than 0.5G), this is the most convenient way of fixation and is easy for maintenance. Please use DIN EN50022 DIN RAIL, as shown in the figure below.



Mount Hold PLC facing its front, press it down with a 15 degree tilt onto the DIN RAIL. Swing it down until the upper edge of DIN RAIL groove on PLC back touches the upper tab of DIN RAIL. Then use this locked-in point as a pivot to press the PLC forward on the bottom and lock it in position. The procedure is illustrated below:



Dismount Use a long screwdriver to reach in the hole on the DIN RAIL tab. Pull out the tab to "pulled out" position to remove PLC, as shown in the figure below.



4.4 Fixation by Screws

In environments with larger vibration (more than 0.5G), the unit must be secured by M3 or M4 screws. Positions and sizes of screw holes in various models of FBs-PLC are illustrated in the following:













4.5 Precautions on Construction and Wiring

- 1. During the wiring of FBS-PLC, please follow local national standards or regulations for installation
- 2. Please choose the wires with proper wire gauge for I/O wiring according to the current loads.
- 3. Shorter wires are preferred. It is advised that the length of I/O wiring does not exceed 100m (10m for high-speed input).
- 4. Input wiring should be separated from output or power wiring (at least 30~50mm apart). In case separation is not possible, adopt vertical crossing, no parallel wiring is allow.
- 5. The pitch of FBs-PLC terminal block is 7.62mm. The torque for screw and suggested terminal is shown below:

7.62 mm terminal block	M3	M3	torque: 6~8kg-cm 5.2~6.9 In/lbs
---------------------------	----	----	------------------------------------

Chapter 5 Power Supply Wiring, Power Consumption Calculation, and Power Sequence Requirements

FBs-PLC internally has three kinds of circuit: a 5VDC logic circuit, a 24VDC driver circuit (driver output devices, for example: relay, transistor, and etc), and a 24VDC input circuit. Only the 5VDC logic circuit and 24VDC output circuit are powered by the built-in power supply for main/expansion units or powered by expansion power supply modules (FBs-EPW-AC, FBs-EPW-D24), and the 24VDC input circuit can be choose to powered by the external power supply or the built-in power supply of main/expansion units or 24VDC sensor of FBs-EPW-AC/D12/D24. Expansion modules other than main/expansion units do not contain any power supply and are powered by the power supply inside the main/expansion units or expansion power supply (FBs-EPW-AC, FBs-EPW-D24). Main/expansion units or expansion power supply with their model numbers suffixed with "-D12/-D24" means is operated by DC power source. Otherwise, AC power source is used.

Caution

In industrial environments, main power may irregularly experience a surge current or high voltage pulse caused by the start or shut down of high power equipment. Users are advised to take necessary measures (for example, the use of isolation transformer or other MOV suppression devices) for the protection of PLC and its peripherals.

5.1 Specifications and Wiring of AC Power Sourced Power Supply

The available AC power supplies of FBs-PLC are the 14 Watt (SPW14-AC) supply for 10/14 PTs main unit, the 24 Watt (SPW24-AC) supply for 20~60PTs main/expansion unit, and the 14 Watt expansion supply (FBs-EPW-AC) for expansion modules. Except that the FBs-EPW-AC is an independent module, SPW14-AC and SPW24-AC are to be installed on a main unit or inside an expansion unit, where their appearances are invisible. The following table lists the specifications:

Model Spec Item		Model	SPW14-AC SPW24-AC		FBs-EPW-AC			
Input	Panga	Voltage	100 ~ 240VAC, -15% / +10%					
Input	Range	Frequency		50 / 60HZ ±5%				
Max.	Power C	onsumption	21W / 14W	36W / 24W	21W / 14W			
	Inrush C	urrent	20A@264VAC					
Allow	able Pov	ver Interrupt	< 20ms					
	Fuse S	spec.	2A, 250V					
	Isolation	п Туре	Transformer/Photocouple Isolation, 1500VAC/minute					
ОЪ	5VDC	(logic circuit)	N/A*2	5V, ±5%, 1A(max)	5V, ±5%, 0.4A(max)			
ower*	24VDC (output circuit)		24V±10%, 200mA(max)*3	24V, ±10%, 400mA(max)	24V, ±1%, 250mA(max)			
	24VDC	(input circuit)	24V,±10%, 400mA(max)	24V, ±10%, 400mA(max)	24V, ±10%, 250mA(max)			

Note *1: The 5VDC (for logic circuit) output power and the 24VDC (for output circuit) power can be accessed from the "I/O expansion output header" located on the right side of the main/expansion units for expansion modules. And the 5VDC power is also used by communication board (CBxx) or communication module (CMxx). The 24VDC power for input circuits is provided from the farthest 2 upper left terminals (labeled "+24V OUT-") on the input terminal block of main/expansion unit to input circuit in expansion module or other sensors.

- Note *2: The 5VDC power of 10/14PTs main unit is generated from the 24VDC power in the output circuit, with specifications of 5VDC±10% and 400mA (max) (Circuit is located on the I/O board of 10/14PTs main unit).
- Note *3: Without any I/O expansion interface, the 24VDC power in 10/14PTs main unit is for its output circuit alone and cannot be used for other purposes.

Caution

The schematic diagram of AC power supply wiring in main/expansion units is shown below. Also be cautious about the following:

Please follow the wiring schemes regulated by local national standards to use single-pole switch (break hot wire $L^{"}$), or double-pole switch (break both $L^{"}$ and $N^{"}$), to turn on or off the AC input power.

In wiring, hot wire $L^{"}$ must be connected to the terminal on unit, while the ground line $N^{"}$ connected to the N terminal. Please use wires with diameters $1 \text{ mm}^2 \sim 2 \text{ mm}^2$.

All \mathbb{G} terminals on main unit and expansion unit/module have to be connected to the EG (Earth Ground) terminal of main power system as shown in the figure below, with wire diameters larger than $2mm^2$.

Warning

Output of power for sensor cannot be connected in parallel with other powers, in which the conflict between two sets of power will decrease their lifetime or cause immediate damage. This will induce unexpected malfunction of PLC and cause serious or even deadly damage to people or equipment.



5.2 Specifications and Wiring of DC Power Sourced Power Supply

The available DC power sourced power supplies of FBs-PLC are the 14 Watt (SPW14-D12/D24) supply for 10/14PTs main unit, the 24 Watt (SPW24-D/12D24) supply for 20~60PTs main/expansion unit, and the 14 Watt expansion supply (FBs-EPW-D24) for expansion modules. Besides the FBs-EPW-D24 is an independent module, SPW14-D12/D24 and SPW24-D12/D24 are to be installed on a main unit or inside an expansion unit, where their appearances are invisible. The following table lists the specifications:

Model Spec.		SPW14-D12/D24 SPW24-D12/D24		FBs-EPW-D24	
	Rated Voltage	12 or 24VAC	, -15%/+20%	24VAC, -15%/+20%	
Ma	x. Power Consumption	21W / 14W	26W / 24W	21W / 14W	
	Inrush Current	20A @ 12	20A@24VDC		
Allo	wable Power Interrupt	< 20ms			
	Fuse Spec.	3A(D12)/1.5A(D24), 125V	5A(D12)/2.5A(D24), 125V	1.5A, 125V	
	Isolation Type	Transformer/Photo Coupler Isolation, 500VDC/minute			
ОП	5VDC(logic circuit)	N/A*2	5V, ±5%, 1A(max)	5V, ±5%, 0.4A(max)	
'ow utp	24VDC(output circuit)	24V±10%, 200mA(max)* ³	24V, ±10%, 400mA(max)	24V, ±10%, 250mA(max)	
er*1 ut	24VDC(input circuit)	24V±10%, 400mA(max)	24V, ±10%, 400mA(max)	24V, ±10%, 250mA(max)	

Note *1: The 5VDC (for logic circuit) output power and the 24VDC (for output circuit) power can be accessed from the "I/O expansion output header" located on the right side of main/expansion units for expansion modules. The 24VDC power for input circuit is provided from the farthest 2 upper left terminals (labeled "+24V OUT-") on the input terminal block of main/expansion unit to input circuit in expansion module or other sensors.

Note *2: The 5VDC power of 10/14PTs main unit is generated by the oscillations of the 24VDC power in the output circuit, with specifications of 5VDC±10% and 400mA (max) (Circuit is located on the I/O board of 10/14PTs main unit)

Caution

The schematic diagram of DC power supply in main/expansion unit is shown below. Also be cautious about the following:

Please follow the wiring schemes regulated by local national standards to choose single-pole switch (break 24V+) or double-pole switch (break both 24V+ and 24V-) in order to turn on or off DC input power.

Wiring of 24V+ input power must be connected to the terminal labeled by +, while the 24V- end is connected to the - terminal, Please use wires with diameters of $1 \text{mm}^2 \sim 2 \text{mm}^{2}$.

The $G \oplus$ terminals on main unit and all digital expansion units/modules must be connected to the EG (Earth Ground) terminal on main power system according to the scheme shown in the following figure, using wire diameters larger than $2mm^2$.

Warning

Output of 24VDC power for input circuit cannot be connected in parallel with other powers, in which the conflict between two sets of power will decrease their lifetime or cause immediate damage. This will induce unexpected malfunction of PLC and cause serious or even deadly damage to people or equipment.



Note *3: Without any I/O expansion interface, the 24VDC power in 10/14PTs main unit is for its output circuit alone and cannot be used for other purposes.

5.3 Residual Capacity of Main/Expansion Unit & Current Consumption of Expansion Module

Besides its own circuits usage, the residual capacities of three sets of built-in power supply of main/expansion unit are big enough for other expansion modules usage. In addition, the expansion power (FBs-EPW) module can also provides the power for expansion modules usage. As each model of the main/expansion unit has AC/DC power or modules, it has different residual capacity, various models of expansion modules also consume different amounts of current. In practice, one has to consider the match between the two to avoid overload in any of the three sets of output power. In the following, the worst case of the available residual capacity in each main/expansion unit and the maximum power consumption of expansion modules are described below spare.

5.3.1 Residual Capacity of Main/Expansion Unit

/	Extra Capacity		Output Power			
			5VDC(logic circuit)	24VDC(output circuit)	24VDC(input circuit)	
Mode	el		-output communication block or expansion cable-	-output expansion cable-	-output terminal block-	
		FBs-10/14MA	300mA	-	340mA	
		FBs-20MA	753 mA	335mA	310mA	
		FBs-24MA	722 mA	325mA	295mA	
		FBs-32MA	712 mA	315mA	262mA	
		FBs-40MA	688 mA	295mA	244mA	
		FBs-60MA	644 mA	255mA	190mA	
AC		FBs-10/14MC	300 mA	-	340mA	
	Main	FBs-20MC	753 mA	335mA	310mA	
Р	Unit	FBs-24MC	722 mA	325mA	295mA	
0		FBs-32MC	712 mA	315mA	262mA	
w		FBs-40MC	688 mA	295mA	244mA	
E		FBs-60MC	644 mA	255mA	190mA	
R		FBs-20MN	710mA	310mA	325 mA*	
		FBs-32MN	670mA	297mA	280 mA*	
		FBs-44MN	627 mA	276 mA	250 mA*	
	-	FBs-24XY-⊚	948 mA	350mA	337mA	
	Expansion	FBs-40XY-⊚	918 mA	320mA	292mA	
	Unit	FBs-60XY-⊚	880 mA	280mA	238mA	
		FBS-10/14MA-D24	300mA	-	270mA	
		FBS-20MA-D24	753mA	Total2	95mA	
		FBS-24MA-D24	722mA	Total2	70mA	
DC		FBS-32MA-D24	712mA	Total2	27mA	
		FBS-40MA-D24	688mA	Total 1	189mA	
Р	Main	FBS-60MA-D24	644mA	Total	95mA	
0	Unit	FBS-10/14MC-D24	300mA	-	270mA	
W		FBS-20MC-D24	753mA	Total 2	295mA	
E		FBS-24MC-D24	722mA	Total 2	270mA	
R		FBS-32MC-D24	712mA	Total 2	227mA	
		FBS-40MC-D24	688mA	Total 1	189mA	
			644mA	Tota	al 95mΔ	
		1 00-001010-024		1018		

	FBS-20MN-D24	710mA	Total 285mA*
	FBS-32MN-D24	670mA	Total 227mA*
	FBS-44MN-D24	627mA	Total 176mA*
Expansion	FBS-24XY-⊚	948mA	Total 337mA
Unit	FBS-40XY-⊚	918mA	Total 262mA
	FBS-60XY-⊚	880mA	Total 168mA

- In the above table, the residual capacity is calculated according to the most power-consuming model (for example, MCT) of in each main/expansion unit by its I/O point number, under the maximum load condition (with both DI and DO ON). The basic units for calculation are 7.5mA /PT for high/medium speed DI, 4.5mA/PT for low speed DI (Ultra high speed DI does not use the 24VDC power in input circuit), 10mA/PT for high speed DO, 7.5mA/PT for medium speed DO, and 5mA for low speed DO and relay output. (excluding the SSR model).
- See Sections 5.1 and 5.2 for the residual capacity of expansion power (-EPW-AC and -EPW-D24)

Warning

Either for the built-in power supply of the main/expansion unit or the expansion power supply for the expansion unit, the total amount of current cannot exceed the value listed in the above table. Any violation will cause a voltage drop by overloading the power supply, or intermittent powered with the supply in protection mode, either of which will result in unexpected action of PLC and cause harm to people or damage to equipment.

5.3.2 Maximum Current Consumption of Expansion Module

Without its own power supply, expansion modules must be supported by the main/expansion unit, expansion power, or external power supply (24VDC input circuit alone). The following table lists the maximum consumption current of each expansion module.

Mode	Current	5VDC Logic Circuit	24VDC Output Circuit	24VDC Input Circuit
		-input expa	insion cable-	input terminal block
	FBs-24XY	54 mA	85mA	63mA
모	FBs-40XY	83 mA	136mA	108mA
gita	FBs-60XY	119 mA	124mA	162mA
11/0	FBs-8XY	30 mA	34mA	18mA
Ū	FBs-8X	30 mA	-	36mA
(par	FBs-8Y	29 mA	68mA	-
nsio	FBs-16XY	40 mA	68mA	36mA
Ň	FBs-16Y	40 mA	136mA	-
lodu	FBs-20X	35 mA	-	90mA
lle	FBs-24X	54 mA	-	108mA
	FBs-24YT	66 mA	-	-
	FBs-32DGI	14 mA	-	36mA
]	FBs-7SG1	24 mA	-	213 mA
Nu	FBs-7SG2	24 mA	-	396 mA
mer	FBs-6AD	25 mA	-	53 mA
ic I/	FBs-2DA	33 mA	-	90 mA
0 m	FBs-4DA	35 mA	-	137 mA
xpa	FBs-4A2D	35 mA	-	103 mA
ansi	FBs-2TC	30 mA	-	21 mA
on	FBs-6TC	30 mA	-	29 mA
Mod	FBs-6RTD	32 mA	-	16 mA
lule	FBs-16TC	30 mA	-	58 mA
]	FBs-16RTD	32 mA	_	19 mA
	FBs-6NTC	33 mA	-	16 mA

	FBs-2A4TC	39 mA	-	52 mA
	FBs-2A4RTD	39 mA	-	32 mA
	FBs-B4AD	25 mA	-	-
	FBs-B2DA	223 mA	-	-
	FBs-B2A1D	158 mA	-	-
Voice				
Output	FBs-VOM	500 mA	-	-
Module				
Special	FBs-4PT	25 mA	-	82 mA
Modules	FBs-1LC	32 mA	-	48 mA
_	FBs-CB2	13 mA	-	-
B	FBs-CB22	26 mA	-	-
oarc	FBs-CB5	51 mA	-	-
nica I (Cl	FBs-CB55	95 mA	-	-
B)	FBs-CB25	55 mA	_	-
	FBs-CBE	50 mA		
	FBs-CM22	18 mA	-	-
	FBs-CM55	95 mA	-	-
Mo	FBs-CM25	70 mA	-	-
dula	FBs-CM25E	110 mA	-	-
nica e (C	FBs-CM55E	120 mA	-	-
M)	FBs-CM25C	-	-	41 mA
	FBs-CM5R	-	-	26 mA
	FBs-CM5H	-	-	135 mA
	FBs-BDAP	47 mA	-	-
0	FBs-BPEP	58 mA	_	-
ther	FBs-DAPB	-	-	75 mA
S	FBs-DAPC	193 mA	-	-
	FP-08	125 mA	-	-

• The above table lists the required current for the maximum consumption in each expansion module. The 24VDC input circuit consumes 4.5mA less per point of OFF state DI in DI/O module, while the 24VDC output circuit consumes 5mA less per point of OFF state DO. The effect of power consumption variation regarding the ON/OFF state of DI/DO of expansion modules other than DI/O are less significant and can be neglected.

• The effect of residual capacity variation regarding the ON/OFF state of DI/DO for 5VDC logic circuit can be neglected.

5.3.3 Calculation Example of Power Capacity

Power module selection is depending on the sum of current consumption of all modules. Therefore, user must know the current consumption of each module. Please refer to the above table, which has the maximum current consumption of each expansion module.

Before power module selection, we need to calculate the total current consumptions. Calculations need to be divided into two sections, DC5V (Bus Power) current consumption and DC24V (Bus Power) current consumption.

User must consider the match between power and expansion modules cannot cause BusPower output power of any one group of overload use.

Example 1: The below diagram is a system modules, try to calculate the power supply used of the system.

\frown	\frown		\frown	\frown	\frown	
FBs-	FBs-	FBs-	FBs-	FBs-	FBs-	
CM55E	B2DA	24MC	60XYR	16YR	6AD	
						Unit : mA

							Result
Internal 5VDC logic power	-120	-223	+722	-119	-40	-25	+195 (OK)
supply							
Internal 24VDC logic power	-	-	+325	-124	-136	-	+65 (OK)
supply							
External 24VDC Sensor	-	-	+295	-162	-	-53	+80 (OK)
power supply							

Result: (1) First calculate current consumption of internal 5VDC logic power supply

- +722mA 120mA 223mA 119mA 40mA 25mA = +195 mA (OK)
- (2) And then calculate current consumption of internal 24VDC logic power supply
 +325mA 124mA 136mA = +65 mA (OK)
- (3) Calculate current consumption of external 24VDC Sensor power supply
 +295mA 162mA 53mA = +80 mA (OK)

In conclusion, the total current consumption of the above five modules cannot exceed the total current consumption of the main unit, so do not need to expand any power supply module.

Example 2: The below diagram is a system modules, try to calculate the power supply used of the system.

($\overline{}$	\square					
	FBs-	FBs-	FBs-	⊦Bs-	⊦Bs-	⊦Bs-	⊦Bs-
	CM55E	B2DA	24MC	60XYR	16YR	16YR	6AD
l						l ,	J

Unit : mA

								Resu lt
Internal 5VDC logic	-120	-223	+722	-119	-40	-40	-25	+155 (OK)
power supply								
Internal 24VDC logic	-	-	+325	-124	-136	-136	-	-71 (overload)
power supply								
External 24VDC	-	-	+295	-162	-	-	-53	+80 (OK)
Sensor power supply								

- Result: (1) First calculate current consumption of internal 5VDC logic power supply +722mA - 120mA - 223mA - 119mA - 40mA - 40mA - 25mA = +155 mA (OK)
 - (2) And then calculate current consumption of internal 24VDC logic power supply +325mA - 124mA - 136mA - 136mA = -71 mA (overload)
 - (3) Calculate current consumption of external 24VDC Sensor power supply +295mA - 162mA - 53mA = +80 mA (OK)

In conclusion, the total current consumption of internal 24VDC logic power supply of above six expansions exceeds power capacity of the main unit, so needs to expand power supply module as in example 3.

Example 3: The below diagram is a system modules, try to calculate the power supply used of the system.

	FBs- CM55E	FBs- B2DA	FBs- 24MC	FBs- 60XYR	FBs- 16YR	FBs- 6AD		FBs- EPW-AC	FBs- 16YR	Unit : mA
	•		(1)			→	Resu lt	▲ (2	())	Result
Internal 5VDC logic power supply	-120	-223	+722	-119	-40	-25	+195 (OK)	400	-40	+360(OK)
Internal 24VDC logic power supply	-	-	+325	-124	-136	-	+65 (OK)	250	-136	+114 (OK)
External 24 VDC Sensor power supply	-	-	+295	-162	-	-53	+80 (OK)	250	-	+250 (OK)

Result: (1) First calculate the current consumption of expansion modules which provided from the main unit.

```
current consumption of internal 5VDC logic power supply
+722mA - 120mA - 223mA - 119mA - 40mA - 25mA = 195mA (OK)
current consumption of internal 24VDC logic power supply
+325mA - 124mA - 136mA = 65 mA (OK)
current consumption of external 24VDC Sensor power supply
+295mA - 162mA - 53mA = 80 mA (OK)
(2) then calculate the current consumption of expansion modules which provided from expansion power supply module
current consumption of internal 5VDC logic power supply
+400 mA - 40 mA = +360 mA (OK)
```

current consumption of internal 24VDC logic power supply +250 mA - 136 mA = +114 mA (OK)

current consumption of external 24VDC Sensor power supply

+250 mA - 0 mA = +250 mA (OK)

In conclusion, add one expansion power supply(FBs-EPW-AC), in this way it can satisfy the total current consumption of six expansion modules.

5.4 Requirement of Power Sequence in Main Unit & Expansion Unit/Module

When the power is on, the FBs-PLC main unit first detects the type and number of expansion unit/module attached to its expansion interface and get the actual I/O configuration. Therefore, while the main unit performs detection, the power in expansion unit/module should be already UP, otherwise, the detected I/O configuration will not correct. Namely, the power of expansion unit/module should be ON simultaneously or even earlier. There will be no time sequence error when main unit/expansion unit/module are connected together to one power. If the expansion unit and main unit powered by different powers (or the same power but different switches), or external power supply is used for expansion modules, time sequence of both powers should be considered. To solve the problem of the expansion unit/module power not get ready before main unit power does, FBs-PLC provides a special R4150 register which can delay the detection time of I/O configuration. The time base of R4150 is 0.01sec with a default value of 100 (namely a 1sec delay), which can be set from 100~500 (1~5sec), as shown in the figure below. If the expansion unit power cannot be UP within 1sec after main unit power is ON, the R4150 time needs to be set longer to delay the detection by CPU. It cannot exceed 5sec, however, otherwise the configuration of expansion interface cannot be detected.



Chapter 6 Digital Input (DI) Circuit

The FBs-PLC provides the ultra high speed differential double end 5VDC inputs (i.e., single input with two terminals without common) and the single-end 24VDC inputs which use the common terminal to save terminals. The response speeds of single-end common input circuits are available in high, medium and low. Because the double end input circuit has two independent terminals, it can be connected either in SINK or SOURCE for input or in differential input wiring for line driver source. The single-end input circuit can be set to SINK or SOURCE type by varying the wiring of the common terminals S/S inside PLC and external common wire of input circuits (see Sec. 6.3 for details).

6.1 Specifications of Digital Input (DI) Circuit

		Item 5VDC Differential 24VDC Single-end Input Input							Note	
Sp	Decifications Ultra High High Speed Speed(HSC) (HSC)			Medium	Medium Speed(HSC) Mid/Low Speed			Note		
Maximum input frequency*/		out time	920KHz	200KHz	20KHz (HHSC)	Total 5KHz (SHSC)	0.47 mS*1	4.7 mS		
Inp	out Signal '	Voltage	5VDC±10%			24VDC±10%			1	
	Input	ON Current	> 11 mA	> 8 mA		>4mA		> 2.3mA	*: Half of	
ті	hreshold	OFF	<	2 mA		< 1.5mA		< 0.9mA	maximum	
Ma	aximum Inp rrent	out	20mA	10.5mA		7.6mA		4.5 mA	A/B phase input	
Inp	out Status dication			Disp	layed by LED: Lit wi	nen "ON", dark when "O	FF"	I		
Isc	lation Typ	е			Photocouple	r signal isolation			1	
SII Wi	NK/SOUR	CE	Independent Wiring	Via vari	ation of internal com	mon terminal S/S and e	external common w	iring		
	FBS-20MNR/T/J X0,1		X0,1	X4, 5, 8, 9		X2,3,6,7,10,11				
	FBS-32MNR/T/J		X0,1,4,5	X8, 9, 12, 13		X2,3,6,7,10,11,14,15	X16~19			
	FBS-44MNR/T/J		X0,1,4,5,8,9, 12,13			X2,3,6,7,10,11,14,15	X16~27			
	FBS-10N	FBS-10MCR/T/J		X0,1	X4,5	X2,3				
.ist o	FBS-14N	ICR/T/J		X0,1	X4,5	X2,3,6,7]	
fInp	FBS-20N	ICR/T/J		X0,1,4,5	X8,9	X2,3,6,7,10,11]	
ut R	FBS-24N	ICR/T/J		X0,1,4,5	X8,9.12,13	X2,3,6,7,10,11				
espo	FBS-32N	ICR/T/J		X0,1,4,5,8,9	X12,13	X2,3,6,7,10,11,14,15	X16~19		*1: Limit of input	
onse	FBS-40N	ICR/T/J		X0,1,4,5,8,9	X12,13	12,13 X2,3,6,7,10,11,14,15 X16~23			speed in MA model is 10KHz	
Spe	FBS-60N	ICR/T/J		X0,1,4,5,8,9,12,13		X2,3,6,7,10,11,14,15 X16~35				
ed f	FBS-10N	/AR/T/J			X0,1,4,5	X2,3				
or Va	FBS-14N	/AR/T/J			X0,1,4,5	X2,3,6,7]	
ariou	FBS-20N	IAR/T/J			X0,1,4,5,8,9	X2,3,6,7,10,11			1	
s Mo	FBS-24N	/AR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11			1	
odels	FBS-32N	/AR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11,14,15 X16~19				
	FBS-40N	FBS-40MAR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11,14,15	X16~23		1	
	FBS-60N	FBS-60MAR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11,14,15	X16~35			
	Expansic Unit/Mod R/T/J	on Iule				1	1	All Input Points		
Noise Filtering Time Constant*3		DHF(+ AH	0 ~ 15mS) IF(0.47µs)	DHF(+ Al	0 ~ 15mS) HF(4.7µs)	DHF(0 ~ 15mS) + AHF(0.47µs)	AHF(4.7ms)	DHF: Digital Hardware Filter AHF: Analog Hardware Filter		

6.2 Structure and Wiring of 5VDC Ultra High Speed Differential Input Circuit

Only the MN main unit of FBs provides the 5VDC ultra high speed differential input circuit, which is mainly used for the input of hardware high speed counter (HHSC) with a maximum working frequency up to 920 KHz. In practice, to ensure the high speed and high noise immunity, please use Line-Driver for differential line driving. In environments with small

noise and medium working frequency (<200KHz), however, it can be changed to the 5VDC single-end SINK or SOURCE input or to the 24VDC single-end SINK or SOURCE input by connecting a $3K\Omega/0.5W$ resistor in series, as shown in the figure below.

(A) Wiring of 5VDC differential input for Line-Driver driving (with frequency up to 920KHz for high speed and environments with large noise)



(B) Wiring of 5VDC differential input to 5VDC single SINK or SOURCE input



(C) Method of converting 5VDC differential input to 24VDC single-end SOURCE input



6.3 24VDC Single-End Input Circuit and Wiring for SINK/SOURCE Input

The 24VDC single-end digital input circuits of FBs-PLC are available for high, medium and low speed. They all have the similar circuit structures but with different response speeds. To save input terminals, the circuit of single-end input is implemented by connecting one end of all input points (photo coupler) inside the PLC to the same internal common point labeled as S/S. The other end of each input circuit is connected to corresponding terminals such as X0, X1, X2, etc. The S/S common terminal and N single-end inputs comprise of N digital inputs (i.e., only N+1 terminals are used for N terminals). Therefore, we call this type of input structure the single-end input. The user also needs to do the same thing when making the connected together and called the external common wire, while the other ends of input circuits are connected to the input terminals X0, X1, X2, etc., of PLC. Then finish it by connecting the external common wiring and internal common terminal S/S to 24V+(positive) and the external common wire to 24V - (negative), then the circuit serve as SINK input. On the contrary, while exchange the wiring of the above internal and external common will serve as a



Wiring of single-end common SINK input

SOURCE input. The above wiring schemes can illustrated below:

Wiring of single-end common SOURCE input



Chapter 6 Digital Input (DI) Circuit

The FBs-PLC provides the ultra high speed differential double end 5VDC inputs (i.e., single input with two terminals without common) and the single-end 24VDC inputs which use the common terminal to save terminals. The response speeds of single-end common input circuits are available in high, medium and low. Because the double end input circuit has two independent terminals, it can be connected either in SINK or SOURCE for input or in differential input wiring for line driver source. The single-end input circuit can be set to SINK or SOURCE type by varying the wiring of the common terminals S/S inside PLC and external common wire of input circuits (see Sec. 6.3 for details).

6.1 Specifications of Digital Input (DI) Circuit

		Item 5VDC Differential 24VDC Single-end Input Input							Note	
Sp	Decifications Ultra High High Speed Speed(HSC) (HSC)			Medium	Medium Speed(HSC) Mid/Low Speed			Note		
Maximum input frequency*/		out time	920KHz	200KHz	20KHz (HHSC)	Total 5KHz (SHSC)	0.47 mS*1	4.7 mS		
Inp	out Signal '	Voltage	5VDC±10%			24VDC±10%			1	
	Input	ON Current	> 11 mA	> 8 mA		>4mA		> 2.3mA	*: Half of	
ті	hreshold	OFF	<	2 mA		< 1.5mA		< 0.9mA	maximum	
Ma	aximum Inp rrent	out	20mA	10.5mA		7.6mA		4.5 mA	A/B phase input	
Inp	out Status dication			Disp	layed by LED: Lit wi	nen "ON", dark when "O	FF"	I		
Isc	lation Typ	е			Photocouple	r signal isolation			1	
SII Wi	NK/SOUR	CE	Independent Wiring	Via vari	ation of internal com	mon terminal S/S and e	external common w	iring		
	FBS-20MNR/T/J X0,1		X0,1	X4, 5, 8, 9		X2,3,6,7,10,11				
	FBS-32MNR/T/J		X0,1,4,5	X8, 9, 12, 13		X2,3,6,7,10,11,14,15	X16~19			
	FBS-44MNR/T/J		X0,1,4,5,8,9, 12,13			X2,3,6,7,10,11,14,15	X16~27			
	FBS-10N	FBS-10MCR/T/J		X0,1	X4,5	X2,3				
.ist o	FBS-14N	ICR/T/J		X0,1	X4,5	X2,3,6,7]	
fInp	FBS-20N	ICR/T/J		X0,1,4,5	X8,9	X2,3,6,7,10,11]	
ut R	FBS-24N	ICR/T/J		X0,1,4,5	X8,9.12,13	X2,3,6,7,10,11				
espo	FBS-32N	ICR/T/J		X0,1,4,5,8,9	X12,13	X2,3,6,7,10,11,14,15	X16~19		*1: Limit of input	
onse	FBS-40N	ICR/T/J		X0,1,4,5,8,9	X12,13	12,13 X2,3,6,7,10,11,14,15 X16~23			speed in MA model is 10KHz	
Spe	FBS-60N	ICR/T/J		X0,1,4,5,8,9,12,13		X2,3,6,7,10,11,14,15 X16~35				
ed f	FBS-10N	/AR/T/J			X0,1,4,5	X2,3				
or Va	FBS-14N	/AR/T/J			X0,1,4,5	X2,3,6,7]	
ariou	FBS-20N	IAR/T/J			X0,1,4,5,8,9	X2,3,6,7,10,11			1	
s Mo	FBS-24N	/AR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11			1	
odels	FBS-32N	/AR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11,14,15 X16~19				
	FBS-40N	FBS-40MAR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11,14,15	X16~23		1	
	FBS-60N	FBS-60MAR/T/J			X0,1,4,5,8,9,12,13	X2,3,6,7,10,11,14,15	X16~35			
	Expansic Unit/Mod R/T/J	on Iule				1	1	All Input Points		
Noise Filtering Time Constant*3		DHF(+ AH	0 ~ 15mS) IF(0.47µs)	DHF(+ Al	0 ~ 15mS) HF(4.7µs)	DHF(0 ~ 15mS) + AHF(0.47µs)	AHF(4.7ms)	DHF: Digital Hardware Filter AHF: Analog Hardware Filter		

6.2 Structure and Wiring of 5VDC Ultra High Speed Differential Input Circuit

Only the MN main unit of FBs provides the 5VDC ultra high speed differential input circuit, which is mainly used for the input of hardware high speed counter (HHSC) with a maximum working frequency up to 920 KHz. In practice, to ensure the high speed and high noise immunity, please use Line-Driver for differential line driving. In environments with small

noise and medium working frequency (<200KHz), however, it can be changed to the 5VDC single-end SINK or SOURCE input or to the 24VDC single-end SINK or SOURCE input by connecting a $3K\Omega/0.5W$ resistor in series, as shown in the figure below.

(A) Wiring of 5VDC differential input for Line-Driver driving (with frequency up to 920KHz for high speed and environments with large noise)



(B) Wiring of 5VDC differential input to 5VDC single SINK or SOURCE input



(C) Method of converting 5VDC differential input to 24VDC single-end SOURCE input



6.3 24VDC Single-End Input Circuit and Wiring for SINK/SOURCE Input

The 24VDC single-end digital input circuits of FBs-PLC are available for high, medium and low speed. They all have the similar circuit structures but with different response speeds. To save input terminals, the circuit of single-end input is implemented by connecting one end of all input points (photo coupler) inside the PLC to the same internal common point labeled as S/S. The other end of each input circuit is connected to corresponding terminals such as X0, X1, X2, etc. The S/S common terminal and N single-end inputs comprise of N digital inputs (i.e., only N+1 terminals are used for N terminals). Therefore, we call this type of input structure the single-end input. The user also needs to do the same thing when making the connected together and called the external common wire, while the other ends of input circuits are connected to the input terminals X0, X1, X2, etc., of PLC. Then finish it by connecting the external common wiring and internal common terminal S/S to the positive/negative terminals of the 24VDC power. When connect the internal common terminal S/S to 24V+(positive) and the external common wire to 24V - (negative), then the circuit serve as SUNK input. On the contrary, while exchange the wiring of the above internal and external common will serve as a SOURCE input. The above wiring schemes can illustrated below:



• Wiring of single-end common SINK input

Wiring of single-end common SOURCE input



Chapter 7 Digital Output (DO) Circuit

The digital outputs of FBs-PLC are available in the following two structures: the 5VDC ultra high speed Line-driver type differential output (i.e., one output occupying two terminals), and the single-end output circuit for saving terminals. There are three kinds of output device for the single-end output, which are relays, TRIAC and transistors. Since the relay and TRIAC are bilateral, even when used in single-end output, they can serve as SINK or SOURCE output. The transistor, however, because of its polarities, after being used as single-end common output, its SINK and SOURCE polarities are exactly the opposite (common point Cn of SINK output must connect to negative end of DC power). Therefore, the product model of transistor output of FBs-PLC for SINK and SOURCE is distinct. At the right side of terminal block of FBs-PLC, there is a place for making SINK or SOURCE label.

Warning

No over current protection is available in the FBs series PLC. Except for the 5V differential output circuit, all other output circuits have to be added with over current or short circuit protections externally, such as fuses, in applications with safety concern.

Terminals labeled by "•" on the terminal block are empty contacts, which cannot be connected with any wire to maintain the required safety clearance and to avoid damage to the unit.

In situations where simultaneous operations of outputs(such as reverse/forward action of motor) pose safety concerns, besides the interlock in PLC programs, additional interlock circuits are needed outside PLC, as shown below:



7.1 Specifications of Digital Output Circuit

Item		Differential	Single-End Transistor Output (T, J)			Single-End	
Spe	ecificati	on	Ultra High	High	Medium	Low	Relay Output
Maximum output frequency*		920KHz	200KHz	20KHz		For ON/OFF, not for frequent exchange	
Wor	king Vo	oltage	5VDC±10%		5 ~ 30VDC		<250VAC, 30VDC
Max	imum	Resistive				0.5A	2A/single, 4A/common
Load Curr	d ent	Inductive	- 50mA	0.5A	0.5A	0.1A (24YT/J)	80VA(AC)/24VA(DC)
Max Drop	imum \ b/condu	/oltage icing resistance	-	0.6V	2.2V	2.2V	0.06V(initial)
Mini	mum L	oad	-		-		2mA/DC power
Leak	kage C	urrent	-	<	0.1 mA/30V	DC	-
Max	imum	ON→OFF			15	μS	
Dela	iy Ə	OFF→ON	200nS	2µS	30µS		10mS
Outp	out Stat	us Indication		LI	ED is bit whe	en "ON″, d	ark when <i>`</i> OFF <i>″</i>
Ove	r Curre	nt Protection				N/A	
Isola	ation Ty	rpe	Photocoup	ler Isolation,	500VAC, 1	Electromagnetic Isolation, 1500VAC, 1 minute	
SINI Type	SINK/SOURCE Output Type		Independent Dual Terminals for arbitrary connection	Choose SINK/SOURCE by models and non-exchangeable			Bilateral device, can be arbitrarily set to SINK/SOURCE output
	FBs-2	0MNR/T/J	Y0~1	Y2~7			Y2~7
	FBs-3	2MNR/T/J	Y0~3	Y4~7		Y8~11	Y4~11
	FBs-4	4MNR/T/J	Y0~7			Y8~15	Y8~15
	FBs-1	0MCR/T/J		Y0,1	Y2,3		-
List	FBs-1	4MCR/T/J		Y0,1	Y2~5		-
ofInp	FBs-2	0MCR/T/J		Y0~3	Y4~7		-
out R	FBs-2	4MCR/T/J		Y0~3	Y4~7	Y8~9	
espo	FBs-3	2MCR/T/J		Y0~5	Y6,7	Y8~11	
nse (FBs-4	0MCR/T/J		Y0~5	Y6,7	Y8~15	
Spee	FBs-6	0MCR/T/J		Y0~7		Y8~23	
d for	FBs-1	0MAR/T/J			Y0~3		All output points
Vari	FBs-1	4MAR/T/J			Y0~5		
ous	FBs-2	0MAR/T/J			Y0~7		
Mode	FBs-2	4MAR/T/J			Y0~7	Y8,9	
Site	FBs-3	2MAR/T/J			Y0~7	Y8~11	
	FBs-4	0MAR/T/J			Y0~7	Y8~15	
	FBs-6	0MAR/T/J			Y0~7	Y8~23	
	Expar Units/	sion Modules(R/T/J)				All output points	

*Half of the maximum frequency while A/B phase output

7.2 5VDC Ultra High Speed Line-Driver Differential Output Circuit and its Wiring

The 5VDC ultra high speed Line-Driver differential output circuit of FBs-PLC is only available for the main unit of the MN model. Its output can connect to general photo coupler circuit or Line-Receiver input circuit, with the connection shown in the figure below. To improve noise immunity and maintain signal quality, please use twisted pair with shield (or aluminum foils) for connection and connect the shield with SG of PLC and FG of the driver. Please also operate in 2-phase driving mode (because 2-phase driving can automatically cancel interferences from noise pulses).



With frequency up to 920KHz, for high speed or high noise environments

7.3 Single-End Output Circuit

Except that the 5VDC ultra high speed output circuit has independent dual terminal outputs, all other output circuits such as relays, transistors or TRIAC are single-end output structure. A single-end output in each digital output (DO) takes up only one terminal. But since any output device has two ends, the one end of several output devices have to be connected together to one common point (called output common) for single-end output. Then each output point can output via this common point. The more output device share a same common points, the more terminals are saved, while relatively increasing the current running through the common point. Combination of any output common with its individual single-end outputs are called a Common Output Block, which is available in 2, 4 and 8PTs (high-density module) in FBs-PLC. Each Common Output Block is separated from one another. The common terminal has a label initiated with letter "C", while its numbering is determined by the minimum Yn number which comprise the output block. In the example of the figure below, the number of common terminal of output block Y2 and Y3 is C2, while the number of common terminal of output Block Y4, Y5, Y6 and Y7 is C4. The various single-end common output circuits are described below:

7.3.1 Structure and Wiring of Single-End Relay Output Circuit

Because relay contacts have no polarity, it can be applied for AC or DC load power. Each relay can provide current up to 2A. The maximum rated current in all output commons of FBs-PLC is 4A. Its mechanical lifetime can reach up to 2 million times, while the contacts have a shorter lifetime. The lifetime also varies depending on working voltage, load type (power factor $\cos\psi$) and contact current. The relation between them is plotted in the figure below. In the case of pure resistive load ($\cos\psi$ =1.0) at 120VAC and 2A, the lifetime of contacts is about 250 thousand times. While for high inductive or capacitive load with $\cos\psi$ up to 0.2 and current within 1A, the lifetime decreases rapidly to about 50 thousand times (AC200V) or 80 thousand times (AC120V).





5



A. Transistor Single-End SINK Output

B. Transistor Single-End SOURCE Output



The figure above uses output block s of 2PTs common and 4PTs common as an example to explain the differences in structural and wiring for SINK and SOURCE output circuits, respectively.(8PTs common has the same block structure and wiring, except with different point number) The single-end SINK output and SOURCE transistor output in FBs-PLC are different models. The user must check whether it is SINK output model or SOURCE output model when purchasing.

7.4 Speed up the Single-End Transistor Output Circuit (only applicable to high and medium-speed)

Either with the SINK or SOURCE structure in single-end output transistor circuit, when the transistor switches from ON to OFF, the junction capacitor between transistor CE electrodes should be charged to near the load voltage VDD before it can stop the current running through the photocoupler inside the load, which increase the OFF time and decrease the response speed. This problem can be solved by adding a Dummy load to accelerate charging rate and speed up the working frequency of transistor output. For the transistor output in FBs-PLC, Dummy load that are added to the high-and medium-speed transistor output and generate a load current of 20~50mA is adequate. For low speed transistor where its driving capability (0.5A) but speed is concerned, adding a Dummy load only decreases its driving capability without any significant improvement and hence is not recommended. The following diagram shows how to add a Dummy load to SINK and SOURCE transistor output.



7.5 Output Device Protection and Noise Suppression in DO Circuit

Since the digital output circuits are mainly used for the ON/OFF switching operation, the output components such as relays, transistors and TRIAC can be deemed as kinds of switch components. Normally, surge currents or counterelectromotive force voltages are generated during the ON/OFF operation of these switch components. The effect of surge currents or counter-electromotive force voltages is particularly serious when heavy capacitive or inductive loads are incorporated, which may cause damage to the output components or generate noises in other electronic circuits and equipment. Among those three FBs-PLC output components, where TRIAC require no special treatment because of their features of smaller rated current, zero cross in ON/OFF, and built-in protection circuits, special consideration should be given to relays and transistors when they are used in high power applications or connected with capacitive or inductive loads and are described in the following:

7.5.1 Protection of Relay Contacts and Noise Suppression

Because the relay contacts are used to contact switch components having extremely low resistance, the surge current IR generated instantly upon turning on the relay is normally pretty strong (even if the steady load current is very small). Under such strong surge, the contact tends to melt and stick due to extreme temperature in such a way that the relay cannot trip when it is disconnected. In addition, when the relay connections are OFF, large di/dt is generated because of the instantaneous change from low resistance to open circuit (∞) soon after following the tripping of contact. As a result, an extremely strong counter-electromotive force voltage is induced, which creates sparks between the electrodes of two relay contacts and results in poor contact due to carbon deposits. Among those three output components, either in ON or OFF state, very serious interference can be caused by the surge current or the counter-electromotive of the relay. The solutions to this problem are listed as follows:

A. Suppression of Surge Current Connect a small resistor R in series to lower the surge current, but note that too large R will affect the driving capability or cause too much voltage drop.



B. Suppression of Counter-Electromotive Force

For the inductive load, whether in AC or DC power, suppression devices must be connected in parallel to both its ends to protect the relay contacts and lower noise interference. The schematic diagrams for AC and DC powers are shown below, respectively:



Suppress by a diode + Zener in DC power load (for high power and frequent ON/OFF)

7.5.2 Protection of Transistor Output and Noise Suppression

The transistor output in FBs-PLC already includes Zener diode for counter-electromotive force, which is sufficient for low power inductive load and medium frequency of ON/OFF application. In conditions of high power or frequent ON/OFF, please construct another suppression circuit to lower noise interference and prevent voltage from exceeding the limit or overheating that may damage the transistor output circuit.







Suppress by a diode + Zener (high power and frequent ON/OFF)

Chapter 8 Test Run, Monitoring and Maintenance

⚠Warning

During maintenance, be sure to turn off the input power of PLC in case the actions to touch any terminal on PLC, or insert and extract accessories (e.g., expansion ribbon cables) is required. Otherwise, electric shock, short circuit, damaged PLC or PLC malfunction will be caused if the power is on.

8.1 Inspection After Wiring and Before First Time Power on

- 1. Before power on, clean all unnecessary objects such as iron chippings and screws, and remove the dust cover sheet that surround the FBs-PLC.
- 2. Make sure that the input power and PLC required power is of the same type. When input power is AC power, please pay attention to connect the hot wire (L) to the "L" terminal on PLC and the ground wire (N) to the "N" terminal. Mistakenly connect to DC powered PLC or to terminals other than "L" and "N" will result in electric shock, serious damage or malfunction.
- 3. Make sure the load power and PLC output circuits are consistent. Connection of AC power to transistor output or DC power to TRIAC output will damage PLC or result in malfunction.
- 4. Make sure the DC24V input and polarities of SINK/SOURCE in transistor output are consistent with those of your existing wiring. Any mismatch will result in failure of PLC input and damage to the output circuit.

8.2 Test Run and Monitoring

The FBs-PLC provides a convenient feature to Disable/Enable the I/O points by whole or individually. Namely, while PLC performs the normal logic scan operation and I/O refreshment, it does not update the status of the disabled input points according to the actual external input. For the disabled output points, the result of logic scan can't override the disable status of outputs, only the user can force the state to 'on' or 'off' in order to simulate its operation. The user only needs to utilize the disable function combined with Monitor to achieve simulating the input or output via FP-08 or WINPROLADDER and observe the result. Upon the finish the simulation, revert all the inputs or outputs to Enable state will bring back normal operation. Refer the instructions of WINPROLADDER or FP-08 for the operation of RUN/STOP PLC, Disable/Enable I/O and monitoring of I/O status and content of register.

∆Warning

The disable function is to let the input or output status out of PLC program control and switched to the control of the user (tester) to freely set the disabled input or output to be ON or OFF. In normal PLC operation, when dealing with input or output with safety issues (such as upper/lower limit of detected input or output emergency stop), the user must make sure whether it can be disabled or overridden to ON/OFF before starting the disable or override control, to avoid damage to equipment or harm to people.


Power Indicator "POW"

After the PLC is power on, with correct power source and wiring, the "POW" LED indicator in the middle of the PLC nameplate will turn on, indicating that power supply is normal. If the indicator is not on, please try to temporarily remove the wiring of 24VDC output power for Sensor. If the LED is back to normal, it means that the load on the power for the 24VDC input circuit is too large so that PLC enters overload low voltage protection mode. (When PLC enters overload low voltage protection mode, "POW" LED is off and there are slight and intermittent low frequency hissing sounds, from which one can tell if the 24VDC power is overloaded or shorted.)

When the above method still cannot turn on the "POW" LED, if it is confirmed that correct power input exists between PLC power input L/N terminals or +/- (DC power), please send the unit to your local distributor for repair.

Operation Indicator "RUN"

As long as the CPU is working properly, in the STOP state, this indicator will go on and off for 2 seconds, respectively. When it's in the RUN state, the indicator will go on and off for 0.25 seconds, respectively. To make PLC enter into Run state, or switch from RUN to STOP state, it has to be done through the programmer (FP-08 or WINPROLADDER). Once PLC is set to RUN or STOP, it will keep that state even after power off. The only exception is, when using the ROM PACK, no matter if it's running or stopped before power off, PLC will automatically enter RUN state (with correct ROM PACK syntax check) when power is back. In normal operation of PLC upon errors (e.g., errors in WDT timer and program), PLC will automatically switch to STOP state and light the "ERR" error indicator. If it is a minor error, the RUN state can be resumed as long as the power is back after an outage. In case of serious errors, the PLC cannot be operated again with the programmer until the problem is solved. If PLC cannot be resumed to RUN state after all, please send it to your local distributor for repair.

Error Indicator *ERR*

In normal PLC operation, either in RUN or STOP state, this indicator will not show any signal (off). If it is on, it means that the system has an error (e.g., WDT time-out, program error, communication error, etc.)

If it is constantly on, please reset the power. If the situation is still the same, it implies a hardware failure in CPU and has to be sent to the distributor for repair.

When the ERR indicator flashes with a 0.5 sec interval, it means that some anomaly occurs to PLC. At the same time, status indicators Y0~Y3 switch to serve as indications of 15 error codes (the corresponding outputs are disabled), which

Y3	Y2	Y1	Y0	Error Code	Description
0	0	0	1	1	Application program contains the functions not supported by this CPU
0	0	1	0	2	Mismatch of PLC ID VS. program ID
0	0	1	1	3	Checksum error in LADDER program
0	1	0	0	4	System STACK abnormal
0	1	0	1	5	Watch-Dog occurs
0	1	1	0	6	Exceed main unit I/O
0	1	1	1	7	Syntax check error occurs
1	0	0	0	8	Expansion I/O modules over limit
1	0	0	1	9	Expansion I/O points over limit
1	0	1	0	10	System FLASH ROM CRC error
1	0	1	1	11	Reserved
1	1	0	0	12	Reserved
1	1	0	1	13	Reserved
1	1	1	0	14	Reserved
1	1	1	1	15	Reserved

Indicator on Transmit/Receive of Built-In Communication Port (Port0) "TX"、 "RX"

These two LED indicators are used for the status of transmit/receive of the built-in communication port (Port0). The RX indicator (green) is for indication when PLC receives external signals, while the TX indicator (red) is for indication when PLC transmits signals, both of which are very helpful in monitoring communication condition and debugging. When PLC communicates with external equipment (computer, programmer, intelligent peripherals, etc.), Port0 in FBs-PLC can only be used in slave mode (Port1~4 can be used in master mode). Therefore, during its operation, PLC must first receive external signals (RX on) before it can transmit signals back to external equipment (TX on now). When the communication is fail, one can tell if it's PLC is not receiving signals or PCL is not replying by looking at the these two indicators. The currents in these two LED are constant and their lighting duration is proportional to the reception or transmission time. The more received/transmitted data or the slower (bps) reception/transmission, the longer the reception/transmission time and so is the indication time (brighter visually). If in high speed but small amount of data, only short and dim brightness is observed. Therefore, the communication condition can be easily distinguished by these two indicators.

Indicator of Input Status "Xn"

When external input Xn is ON, the corresponding LED indicator Xn will be on, otherwise it will be off. If it fails to respond to external input, please check if the terminal wiring is securely connected, or measure the voltage between "Xn" and common "C" to see if it has a change of 0V/22V with ON/OFF of input. If it does, it means that an error occurs in PLC input circuit or LED indicator. Or you can locate the problem by using the monitor mode of the programmer to check if this input status works correspondingly with the external input state.

Indicator of Output Status "Yn"

When the Yn output of PLC is ON, its corresponding output indicator will also be on and its external load will be ON. If ON/OFF condition of external load is inconsistent with output indicator, please check the wiring of the load, power, and terminal for secure connection. If the connection is good, then it should be the PLC output component failure. The main reasons to cause the output component failure are:

1. Overload or short circuit that burns output component and results in permanent open or short circuit.

- 2. Not overloaded, but Inrush current from capacitive load welds relay contacts at "ON", resulting in permanent ON, or burns transistor or TRIAC, resulting in permanent ON or OFF.
- 3. Not overloaded, but the inductive load without proper Snubber circuit causes high voltage sparks between relay contact at "OFF" and generate carbon deposition, which separates contacts and causes permanent OFF or intermittent ON/OFF, or punches through transistor or TRIAC with high voltage, resulting in permanent ON or OFF.

8.4 Maintenance

FBs-PLC itself has no user serviceable parts and all maintenance has to be conducted by professional personnel. During use, in case of any defective unit, please first try to find out the defect from the above error codes on the main unit, followed by performing maintenance over the entire unit or on the Board level. Send the unit that is still not functioning well to local distributors.

8.5 The Charge of Battery & Recycle of Used Battery

Every FBs –PLC main units have inside one re-chargeable lithium battery to safely maintain program and data during main power shut down. Each lithium battery was fully charged when the FBs-PLC ship out from the factory capable to retain program and data at least 6 months. There is risk to miss program and data when battery exhaust over 6 months, the users should mind the date marked on each FBs-PLC.

In case exceeding 6 months, users can do battery re-charging by themselves through keeping FBs-PLC be powered for over 12 hours then more 6 months can work smoothly on the data saving.

⚠Warning



Any recharge, disassembly, heating, burning on defective or discarded battery is prohibited. Otherwise may cause danger of explosion or fire. The chemical material of battery will lead to environment pollution, easily throw away or treat as normal garbage is prohibited. Please follow after the local or government's regulation to make proper treatment on discard battery.



Disposal Cons iderations



This pro duct is an elec tronic de vice(EEE) and as such, must be sent to approved authorized treatment facility after service life for proper disposal. This product includes a lithium battery. Do not open it by force; do not throw it in fire. In compliance with Directive 2006/66/UE requirements, we inform you that b atter ies must not be discarded in ho usehold waste, and must also be sent to approved treatment facility after service life for proper disposal.

Chapter 8 Test Run, Monitoring and Maintenance

Warning

During maintenance, be sure to turn off the input power of PLC in case the actions to touch any terminal on PLC, or insert and extract accessories (e.g., expansion ribbon cables) is required. Otherwise, electric shock, short circuit, damaged PLC or PLC malfunction will be caused if the power is on.

8.1 Inspection After Wiring and Before First Time Power on

- 1. Before power on, clean all unnecessary objects such as iron chippings and screws, and remove the dust cover sheet that surround the FBs-PLC.
- 2. Make sure that the input power and PLC required power is of the same type. When input power is AC power, please pay attention to connect the hot wire (L) to the "L" terminal on PLC and the ground wire (N) to the "N" terminal. Mistakenly connect to DC powered PLC or to terminals other than "L" and "N" will result in electric shock, serious damage or malfunction.
- 3. Make sure the load power and PLC output circuits are consistent. Connection of AC power to transistor output or DC power to TRIAC output will damage PLC or result in malfunction.
- 4. Make sure the DC24V input and polarities of SINK/SOURCE in transistor output are consistent with those of your existing wiring. Any mismatch will result in failure of PLC input and damage to the output circuit.

8.2 Test Run and Monitoring

The FBs-PLC provides a convenient feature to Disable/Enable the I/O points by whole or individually. Namely, while PLC performs the normal logic scan operation and I/O refreshment, it does not update the status of the disabled input points according to the actual external input. For the disabled output points, the result of logic scan can't override the disable status of outputs, only the user can force the state to 'on' or 'off' in order to simulate its operation. The user only needs to utilize the disable function combined with Monitor to achieve simulating the input or output via FP-08 or WINPROLADDER and observe the result. Upon the finish the simulation, revert all the inputs or outputs to Enable state will bring back normal operation. Refer the instructions of WINPROLADDER or FP-08 for the operation of RUN/STOP PLC, Disable/Enable I/O and monitoring of I/O status and content of register.

Warning

The disable function is to let the input or output status out of PLC program control and switched to the control of the user (tester) to freely set the disabled input or output to be ON or OFF. In normal PLC operation, when dealing with input or output with safety issues (such as upper/lower limit of detected input or output emergency stop), the user must make sure whether it can be disabled or overridden to ON/OFF before starting the disable or override control, to avoid damage to equipment or harm to people.



Power Indicator "POW"

After the PLC is power on, with correct power source and wiring, the "POW" LED indicator in the middle of the PLC nameplate will turn on, indicating that power supply is normal. If the indicator is not on, please try to temporarily remove the wiring of 24VDC output power for Sensor. If the LED is back to normal, it means that the load on the power for the 24VDC input circuit is too large so that PLC enters overload low voltage protection mode. (When PLC enters overload low voltage protection mode, "POW" LED is off and there are slight and intermittent low frequency hissing sounds, from which one can tell if the 24VDC power is overloaded or shorted.)

When the above method still cannot turn on the "POW" LED, if it is confirmed that correct power input exists between PLC power input L/N terminals or +/- (DC power), please send the unit to your local distributor for repair.

Operation Indicator "RUN"

As long as the CPU is working properly, in the STOP state, this indicator will go on and off for 2 seconds, respectively. When it's in the RUN state, the indicator will go on and off for 0.25 seconds, respectively. To make PLC enter into Run state, or switch from RUN to STOP state, it has to be done through the programmer (FP-08 or WINPROLADDER). Once PLC is set to RUN or STOP, it will keep that state even after power off. The only exception is, when using the ROM PACK, no matter if it's running or stopped before power off, PLC will automatically enter RUN state (with correct ROM PACK syntax check) when power is back. In normal operation of PLC upon errors (e.g., errors in WDT timer and program), PLC will automatically switch to STOP state and light the "ERR" error indicator. If it is a minor error, the RUN state can be resumed as long as the power is back after an outage. In case of serious errors, the PLC cannot be operated again with the programmer until the problem is solved. If PLC cannot be resumed to RUN state after all, please send it to your local distributor for repair.

Error Indicator *ERR*

In normal PLC operation, either in RUN or STOP state, this indicator will not show any signal (off). If it is on, it means that the system has an error (e.g., WDT time-out, program error, communication error, etc.)

If it is constantly on, please reset the power. If the situation is still the same, it implies a hardware failure in CPU and has to be sent to the distributor for repair.

When the ERR indicator flashes with a 0.5 sec interval, it means that some anomaly occurs to PLC. At the same time, status indicators Y0~Y3 switch to serve as indications of 15 error codes (the corresponding outputs are disabled), which

Y3	Y2	Y1	Y0	Error Code	Description
0	0	0	1	1	Application program contains the functions not supported by this CPU
0	0	1	0	2	Mismatch of PLC ID VS. program ID
0	0	1	1	3	Checksum error in LADDER program
0	1	0	0	4	System STACK abnormal
0	1	0	1	5	Watch-Dog occurs
0	1	1	0	6	Exceed main unit I/O
0	1	1	1	7	Syntax check error occurs
1	0	0	0	8	Expansion I/O modules over limit
1	0	0	1	9	Expansion I/O points over limit
1	0	1	0	10	System FLASH ROM CRC error
1	0	1	1	11	Reserved
1	1	0	0	12	Reserved
1	1	0	1	13	Reserved
1	1	1	0	14	Reserved
1	1	1	1	15	Reserved

Indicator on Transmit/Receive of Built-In Communication Port (Port0) "TX"、 "RX"

These two LED indicators are used for the status of transmit/receive of the built-in communication port (Port0). The RX indicator (green) is for indication when PLC receives external signals, while the TX indicator (red) is for indication when PLC transmits signals, both of which are very helpful in monitoring communication condition and debugging. When PLC communicates with external equipment (computer, programmer, intelligent peripherals, etc.), Port0 in FBs-PLC can only be used in slave mode (Port1~4 can be used in master mode). Therefore, during its operation, PLC must first receive external signals (RX on) before it can transmit signals back to external equipment (TX on now). When the communication is fail, one can tell if it's PLC is not receiving signals or PCL is not replying by looking at the these two indicators. The currents in these two LED are constant and their lighting duration is proportional to the reception or transmission time. The more received/transmitted data or the slower (bps) reception/transmission, the longer the reception/transmission time and so is the indication time (brighter visually). If in high speed but small amount of data, only short and dim brightness is observed. Therefore, the communication condition can be easily distinguished by these two indicators.

Indicator of Input Status "Xn"

When external input Xn is ON, the corresponding LED indicator Xn will be on, otherwise it will be off. If it fails to respond to external input, please check if the terminal wiring is securely connected, or measure the voltage between Xn'' and common C'' to see if it has a change of 0V/22V with ON/OFF of input. If it does, it means that an error occurs in PLC input circuit or LED indicator. Or you can locate the problem by using the monitor mode of the programmer to check if this input status works correspondingly with the external input state.

Indicator of Output Status "Yn"

When the Yn output of PLC is ON, its corresponding output indicator will also be on and its external load will be ON. If ON/OFF condition of external load is inconsistent with output indicator, please check the wiring of the load, power, and terminal for secure connection. If the connection is good, then it should be the PLC output component failure. The main reasons to cause the output component failure are:

1. Overload or short circuit that burns output component and results in permanent open or short circuit.

- 2. Not overloaded, but Inrush current from capacitive load welds relay contacts at " ON", resulting in permanent ON, or burns transistor or TRIAC, resulting in permanent ON or OFF.
- 3. Not overloaded, but the inductive load without proper Snubber circuit causes high voltage sparks between relay contact at "OFF" and generate carbon deposition, which separates contacts and causes permanent OFF or intermittent ON/OFF, or punches through transistor or TRIAC with high voltage, resulting in permanent ON or OFF.

8.4 Maintenance

FBs-PLC itself has no user serviceable parts and all maintenance has to be conducted by professional personnel. During use, in case of any defective unit, please first try to find out the defect from the above error codes on the main unit, followed by performing maintenance over the entire unit or on the Board level. Send the unit that is still not functioning well to local distributors.

8.5 The Charge of Battery & Recycle of Used Battery

Every FBs –PLC main units have inside one re-chargeable lithium battery to safely maintain program and data during main power shut down. Each lithium battery was fully charged when the FBs-PLC ship out from the factory capable to retain program and data at least 6 months. There is risk to miss program and data when battery exhaust over 6 months, the users should mind the date marked on each FBs-PLC.

In case exceeding 6 months, users can do battery re-charging by themselves through keeping FBs-PLC be powered for over 12 hours then more 6 months can work smoothly on the data saving.

Warning



Any recharge, disassembly, heating, burning on defective or discarded battery is prohibited. Otherwise may cause danger of explosion or fire. The chemical material of battery will lead to environment pollution, easily throw away or treat as normal garbage is prohibited. Please follow after the local or government's regulation to make proper treatment on discard battery.

Chapter 8 Test Run, Monitoring and Maintenance

▲ Warning

During maintenance, be sure to turn off the input power of PLC in case the actions to touch any terminal on PLC, or insert and extract accessories (e.g., expansion ribbon cables) is required. Otherwise, electric shock, short circuit, damaged PLC or PLC malfunction will be caused if the power is on.

8.1 Inspection After Wiring and Before First Time Power on

- 1. Before power on, clean all unnecessary objects such as iron chippings and screws, and remove the dust cover sheet that surround the FBs-PLC.
- 2. Make sure that the input power and PLC required power is of the same type. When input power is AC power, please pay attention to connect the hot wire (L) to the "L" terminal on PLC and the ground wire (N) to the "N" terminal. Mistakenly connect to DC powered PLC or to terminals other than "L" and "N" will result in electric shock, serious damage or malfunction.
- 3. Make sure the load power and PLC output circuits are consistent. Connection of AC power to transistor output or DC power to TRIAC output will damage PLC or result in malfunction.
- 4. Make sure the DC24V input and polarities of SINK/SOURCE in transistor output are consistent with those of your existing wiring. Any mismatch will result in failure of PLC input and damage to the output circuit.

8.2 Test Run and Monitoring

The FBs-PLC provides a convenient feature to Disable/Enable the I/O points by whole or individually. Namely, while PLC performs the normal logic scan operation and I/O refreshment, it does not update the status of the disabled input points according to the actual external input. For the disabled output points, the result of logic scan can't override the disable status of outputs, only the user can force the state to 'on' or 'off' in order to simulate its operation. The user only needs to utilize the disable function combined with Monitor to achieve simulating the input or output via FP-08 or WINPROLADDER and observe the result. Upon the finish the simulation, revert all the inputs or outputs to Enable state will bring back normal operation. Refer the instructions of WINPROLADDER or FP-08 for the operation of RUN/STOP PLC, Disable/Enable I/O and monitoring of I/O status and content of register.

▲ Warning

The disable function is to let the input or output status out of PLC program control and switched to the control of the user (tester) to freely set the disabled input or output to be ON or OFF. In normal PLC operation, when dealing with input or output with safety issues (such as upper/lower limit of detected input or output emergency stop), the user must make sure whether it can be disabled or overridden to ON/OFF before starting the disable or override control, to avoid damage to equipment or harm to people.



Power Indicator "POW"

After the PLC is power on, with correct power source and wiring, the "POW" LED indicator in the middle of the PLC nameplate will turn on, indicating that power supply is normal. If the indicator is not on, please try to temporarily remove the wiring of 24VDC output power for Sensor. If the LED is back to normal, it means that the load on the power for the 24VDC input circuit is too large so that PLC enters overload low voltage protection mode. (When PLC enters overload low voltage protection mode, "POW" LED is off and there are slight and intermittent low frequency hissing sounds, from which one can tell if the 24VDC power is overloaded or shorted.)

When the above method still cannot turn on the "POW" LED, if it is confirmed that correct power input exists between PLC power input L/N terminals or +/- (DC power), please send the unit to your local distributor for repair.

Operation Indicator "RUN"

As long as the CPU is working properly, in the STOP state, this indicator will go on and off for 2 seconds, respectively. When it's in the RUN state, the indicator will go on and off for 0.25 seconds, respectively. To make PLC enter into Run state, or switch from RUN to STOP state, it has to be done through the programmer (FP-08 or WINPROLADDER). Once PLC is set to RUN or STOP, it will keep that state even after power off. The only exception is, when using the ROM PACK, no matter if it's running or stopped before power off, PLC will automatically enter RUN state (with correct ROM PACK syntax check) when power is back. In normal operation of PLC upon errors (e.g., errors in WDT timer and program), PLC will automatically switch to STOP state and light the "ERR" error indicator. If it is a minor error, the RUN state can be resumed as long as the power is back after an outage. In case of serious errors, the PLC cannot be operated again with the programmer until the problem is solved. If PLC cannot be resumed to RUN state after all, please send it to your local distributor for repair.

Error Indicator *ERR*

In normal PLC operation, either in RUN or STOP state, this indicator will not show any signal (off). If it is on, it means that the system has an error (e.g., WDT time-out, program error, communication error, etc.)

If it is constantly on, please reset the power. If the situation is still the same, it implies a hardware failure in CPU and has to be sent to the distributor for repair.

When the ERR indicator flashes with a 0.5 sec interval, it means that some anomaly occurs to PLC. At the same time, status indicators Y0~Y3 switch to serve as indications of 15 error codes (the corresponding outputs are disabled), which

Y3	Y2	Y1	Y0	Error Code	Description
0	0	0	1	1	Application program contains the functions not supported by this CPU
0	0	1	0	2	Mismatch of PLC ID VS. program ID
0	0	1	1	3	Checksum error in LADDER program
0	1	0	0	4	System STACK abnormal
0	1	0	1	5	Watch-Dog occurs
0	1	1	0	6	Exceed main unit I/O
0	1	1	1	7	Syntax check error occurs
1	0	0	0	8	Expansion I/O modules over limit
1	0	0	1	9	Expansion I/O points over limit
1	0	1	0	10	System FLASH ROM CRC error
1	0	1	1	11	Reserved
1	1	0	0	12	Reserved
1	1	0	1	13	Reserved
1	1	1	0	14	Reserved
1	1	1	1	15	Reserved

Indicator on Transmit/Receive of Built-In Communication Port (Port0) "TX"、 "RX"

These two LED indicators are used for the status of transmit/receive of the built-in communication port (Port0). The RX indicator (green) is for indication when PLC receives external signals, while the TX indicator (red) is for indication when PLC transmits signals, both of which are very helpful in monitoring communication condition and debugging. When PLC communicates with external equipment (computer, programmer, intelligent peripherals, etc.), Port0 in FBs-PLC can only be used in slave mode (Port1~4 can be used in master mode). Therefore, during its operation, PLC must first receive external signals (RX on) before it can transmit signals back to external equipment (TX on now). When the communication is fail, one can tell if it's PLC is not receiving signals or PCL is not replying by looking at the these two indicators. The currents in these two LED are constant and their lighting duration is proportional to the reception or transmission time. The more received/transmitted data or the slower (bps) reception/transmission, the longer the reception/transmission time and so is the indication time (brighter visually). If in high speed but small amount of data, only short and dim brightness is observed. Therefore, the communication condition can be easily distinguished by these two indicators.

Indicator of Input Status "Xn"

When external input Xn is ON, the corresponding LED indicator Xn will be on, otherwise it will be off. If it fails to respond to external input, please check if the terminal wiring is securely connected, or measure the voltage between "Xn" and common "C" to see if it has a change of 0V/22V with ON/OFF of input. If it does, it means that an error occurs in PLC input circuit or LED indicator. Or you can locate the problem by using the monitor mode of the programmer to check if this input status works correspondingly with the external input state.

Indicator of Output Status "Yn"

When the Yn output of PLC is ON, its corresponding output indicator will also be on and its external load will be ON. If ON/OFF condition of external load is inconsistent with output indicator, please check the wiring of the load, power, and terminal for secure connection. If the connection is good, then it should be the PLC output component failure. The main reasons to cause the output component failure are:

1. Overload or short circuit that burns output component and results in permanent open or short circuit.

- 2. Not overloaded, but Inrush current from capacitive load welds relay contacts at "ON", resulting in permanent ON, or burns transistor or TRIAC, resulting in permanent ON or OFF.
- 3. Not overloaded, but the inductive load without proper Snubber circuit causes high voltage sparks between relay contact at "OFF" and generate carbon deposition, which separates contacts and causes permanent OFF or intermittent ON/OFF, or punches through transistor or TRIAC with high voltage, resulting in permanent ON or OFF.

8.4 Maintenance

FBs-PLC itself has no user serviceable parts and all maintenance has to be conducted by professional personnel. During use, in case of any defective unit, please first try to find out the defect from the above error codes on the main unit, followed by performing maintenance over the entire unit or on the Board level. Send the unit that is still not functioning well to local distributors.

8.5 The Charge of Battery & Recycle of Used Battery

Every FBs –PLC main units have inside one re-chargeable lithium battery to safely maintain program and data during main power shut down. Each lithium battery was fully charged when the FBs-PLC ship out from the factory capable to retain program and data at least 6 months. There is risk to miss program and data when battery exhaust over 6 months, the users should mind the date marked on each FBs-PLC.

In case exceeding 6 months, users can do battery re-charging by themselves through keeping FBs-PLC be powered for over 12 hours then more 6 months can work smoothly on the data saving.

▲ Warning



Any recharge, disassembly, heating, burning on defective or discarded battery is prohibited. Otherwise may cause danger of explosion or fire. The chemical material of battery will lead to environment pollution, easily throw away or treat as normal garbage is prohibited. Please follow after the local or government's regulation to make proper treatment on discard battery.



Disposal Cons iderations



This pro duct is an elec tronic de vice(EEE) and as such, must be sent to approved authorized treatment facility (*) after service life for proper disposal. This product includes a lithium battery. Do not open it by force; do not throw it in fire. In compliance with Directive 2006/66/UE requirements, we inform you that b atter ies must not be discarded in ho usehold waste, and must also be sent to approved treatment facility(*) after service life for proper disposal. (*) visit

http://www.crouzet-automation.fr/assistance/valorisation-des-dechets/

[Instruction]

Chapter 1 PLC Ladder Diagram and the Coding Rules of Mnemonic

In this chapter, we would like to introduce you the basic principles of ladder diagram, in addition, the coding rules of Mnemonic will be introduced as well, it's essential for the user who use FP-08 as a programming tool. If you are familiar with PLC Ladder Diagram and mnemonic coding rules, you may skip this chapter.

1.1 The Operation Principle of Ladder Diagram

Ladder Diagram is a type of graphic language for automatic control systems it had been used for a long period since World War II. Until today, it is the oldest and most popular language for automatic control systems. Originally there are only few basic elements available such as A-contact (Normally ON), B contact (Normally OFF), output Coil, Timers and Counters. Not until the appearance of microprocessor based PLC, more elements for Ladder Diagram, such as differential contact, retentive coil (refer to page 1-6) and other instructions that a conventional system cannot provide, became available.

The basic operation principle for both conventional and PLC Ladder Diagram is the same. The main difference between the two systems is that the appearance of the symbols for conventional Ladder Diagram are more closer to the real devices, while for PLC system, symbols are simplified for computer display. There are two types of logic system available for Ladder Diagram logic, namely combination logic and sequential logic. Detailed explanations for these two logics are discussed below.

1.1.1 Combination Logic

Combination logic of the Ladder Diagram is a circuit that combines one or more input elements in series or parallel and then send the results to the output elements, such as Coils, Timers/Counters, and other application instructions.





The above example illustrated the combination logic using the actual wiring diagram, conventional Ladder Diagram, and PLC Ladder Diagram. Circuit 1 uses a NO (Normally Open) switch that is also called "A" switch or contact. Under normal condition (switch is not pressed), the switch contact is at OFF state and the light is off. If the switch is pressed, the contact status turns ON and the light is on. In contrast, circuit 2 uses a NC (Normally Close) switch that is also called "B" switch or contact. Under normal condition, the switch contact is at ON state and the light is on. If the switch is pressed, the contact status turns OFF and the light also turns off.

Circuit 3 contains more than one input element. Output Y2 light will turn on under the condition when X2 is closed or X3 switches to ON, and X4 must switch ON too.

1.1.2 Sequential Logic

The sequential logic is a circuit with feedback control; that is, the output of the circuit will be feedback as an input to the same circuit. The output result remains in the same state even if the input condition changes to the original position. This process can be best explained by the ON/OFF circuit of a latched motor driver as shown in below.



Actual wiring diagram



When we first connect this circuit to the power source, X6 switch is ON but X5 switch is OFF, therefore the relay Y3 is OFF. The relay output contacts 1 and 2 are OFF because they belong to A contact (ON when relay is ON). Motor does not run. If we press down the switch X5, the relay turns ON as well as contacts 1 and 2 are ON and the Motor starts. Once the relay turns ON, if we release the X5 switch (turns OFF), relay can retain its state with the feedback support from contact 1 and it is called Latch Circuit. The following table shows the switching process of the example we have discussed above.

	X5 switch (NO)	X6 switch (NC)	Motor (Relay) status
1	Released	Released	OFF
↓ ②	Pressed	Released	ON
↓ ③	Released	Released	ON
↓ ④	Released	Pressed	OFF
↓ ⑤	Released	Released	OFF

From the above table we can see that under different stages of sequence, the results can be different even the input statuses are the same. For example, let's take a look at stage ① and stage ③ , X5 and X6 switches are both released, but the Motor is ON (running) at stage ③ and is OFF (stopped) at stage ① . This sequential control with the feedback of the output to the input is a unique characteristic of Ladder Diagram circuit. Sometimes we call the Ladder Diagram a "Sequential Control Circuit" and the PLC a "Sequencer". In this section, we only use the A/B contacts and output coils as the example. For more details on sequential instructions please refer to chapter 5 - "Introduction to Sequential Instructions."

1.2 Differences Between Conventional and PLC Ladder Diagram

Although the basic operation principle for both conventional and PLC Ladder Diagram are the same, but in reality, PLC uses the CPU to emulate the conventional Ladder Diagram operations; that is, PLC uses scanning method to monitor the statuses of input elements and output coils, then uses the Ladder Diagram program to emulate the results which are the same as the results produced by the conventional Ladder Diagram logic operations. There is only one CPU, so the PLC has to sequentially examine and execute the program from its first step to the last step, then returns to the first step again and repeats the operation (cyclic execution). The duration of a single cycle of this operation is called the scan time. The scan time varies with the program size. If the scan time is too long, then input and output delay will occur. Longer delay time may cause big problems in controlling fast response systems. At this time, PLCs with short scan time are required. Therefore, scan time is an important specification for PLCs. Due to the advance in microcomputer and ASIC technologies nowadays the scan speed has been enhanced a great deal. A typical FB_E-PLC takes approximately 0.33 ms for IK steps of contact. The following diagram illustrates the scanning process of a PLC Ladder Diagram.



Besides the time scan difference mentioned above, the other difference between the conventional and PLC Ladder Diagram is "Reverse flow" characteristic. As shown in the diagram below, if X0, X1, X4 and X6 are ON, and the remaining elements are OFF. In a conventional Ladder Diagram circuit, a reverse flow route for output Y0 can be defined by the dashed line and Y0 will be ON. While for PLC, Y0 is OFF because the PLC Ladder Diagram scans from left to right, if X3 is off then CPU believes node "a" is OFF, although X4 and node "b" are all ON, since the PLC scan reaches X3 first. In other words, the PLC ladder can only allow left to right signal flow while conventional ladder can flow bi-directional.

Reverse flow of conventional Ladder diagram



1.3 Ladder Diagram Structure and Terminology



Sample Ladder Diagram

(Remark: The maximum size of FBs-PLC network is 16 rows×22 columns)

As shown above, the Ladder Diagram can be divided into many small cells. There are total 88 cells (8 rows X 11 columns) for this example Ladder Diagram. One cell can accommodate one element. A completed Ladder Diagram can be formed by connecting all the cells together according to the specific requirements. The terminologies related to Ladder Diagram are illustrated below.

① Contact

Contact is an element with open or short status. One kind of contact is called "Input contact" (reference number prefix with X) and its status reference from the external signals (the input signal comes from the input terminal block). Another one is called "Relay contact" and its status reflects the status of relay coil (please refer to O). The relation between the reference number and the contact status depends on the contact type. The contact elements provided by FB series PLC include: A contact, B contact, up/down differential (TU/TD) contacts and Open/Short contacts. Please refer to O for more details.

2 Relay

Same as the conventional relay, it consists of a Coil and a Contact as shown in the diagram below.



We must energize the coil of relay first (using OUT instruction) in order to turn on the relay. After the coil is energized, its contact status will be ON too. As shown in the example above, if Y0 turns ON, then the relay contact A is ON and contact B is OFF, TU contact only turns ON for one scan duration and TD contact is OFF. If Y0 turns OFF, then the relay contact A is ON and contact B is ON, TU contact is OFF and TD contact only turns ON for one scan duration (Please refer to chapter 4 "Introduction to Sequential Instructions" for operations of A,B,TU and TD contacts).

There are four types of FB-PLC relays, namely $Y_{\triangle \triangle \triangle}$ (output relay) , $M_{\triangle \triangle \triangle \triangle}$ (internal relay) , $S_{\triangle \triangle \triangle}$ (step relay) and $TR_{\triangle \triangle}$ (temporary relay) . The statuses of output relays will be sent to the output terminal block.

③ Origin-line: The starting line at the left side of the Ladder Diagram.

④ Element: Element is the basic unit of a Ladder Diagram. An element consists of two parts as shown in the diagram below. One is the element symbol which is called "OP Code" and another is the reference number part which is called "Operand".



	Element type	Symbol	Mnemonic instructions	Remark
	A Contact (Normally OPEN)		(ORG、LD、AND、OR) □△△△△	□ can be X、Y、M、S、
	B Contact (Normally CLOSE)		(ORG、LD、AND、OR) NOT	section 2.2)
U	p Differential Contact		(ORG、LD、AND、OR) TU	
Do	wn Differential Contact		(ORG、LD、AND、OR) TD	□ can be X, Y, M, S
(Open Circuit Contact	o	(ORG、LD、AND、OR) OPEN	
ę	Short Circuit Contact	••	(ORG、LD、AND、OR) SHORT	
	Output Coil	()		
	Inverse Output Coil	(/)		
I	Latching Output Coil	¥≏≏≏ —(L)	OUT L ΥΔΔΔ	

Remark: please refer to section 2.2 for the ranges of X, Y, M, S, T and C contacts. Please refer to section 4.2 for the characteristics of X, Y, M, S, T and C contacts.

There are three special sequential instructions, namely OUT TRn, LD TRn and FOn, which were not displayed on the Ladder Diagram. Please refer to section 1.6 "Using the Temporary Relay" and section 5.1.4 "Function Output FO".

- S Node: The connection point between two or more elements (please refer to section 4.3)
- 6 Block: a circuit consists of two or more elements.

There are two basic types of blocks:

• Serial block: Two or more elements are connected in series to form a single row circuit.

Example:



 Parallel block: Parallel block is a type of a parallel closed circuit formed by connecting elements or serial blocks in parallel.



Remark: Complicated block can be formed by the combination of the single element, serial blocks and parallel blocks. When design a Ladder Diagram with mnemonic entry, it is necessary to break down the circuits into element, serial, and parallel blocks. Please refer to section 1.5.

D Branch: In any network, branch is obtained if the right side of a vertical line is connected with two or more rows of circuits.

Example:



Merge line is defined as another vertical line at the right side of a branch line that merges the branch circuits into a closed circuit (forming a parallel block). This vertical line is called "Merge line".



Branch line

Merge line

If both the right and the left sides of the vertical line are connected with two or more rows of circuits, then it is both a branch line and a merge line as shown in the example below.

Example:



⑧ Network: Network is a circuit representing a specified function. It consists of the elements, branches, and blocks. Network is the basic unit in the Ladder Diagram which is capable of executing the completed functions, and the program of Ladder Diagram is formed by connecting networks together. The beginning of the network is the origin line. If two circuits are connected by a vertical line, then they belong to the same network. If there is no vertical line between the two circuits, then they belong to two different networks. Figure 1, shows three (1 ~ 3) networks.

1.4 The Coding Rules of Mnemonic (Users of WinProladder can skip this section)

It's very easy to program FB-PLC with WinProladder software package, just key-in the ladder symbols as they appear on your CRT screen directly to form a ladder diagram program. But for the users who are using FP-08 to program FB-PLC they have to translate ladder diagram into Mnemonic instructions by themselves. Since FP-08 only can input program with Mnemonic instruction, this section till section 1.6 will furnish you with the coding rules to translate ladder diagrams into Mnemonic instructions.

• The program editing directions are from left to right and from top to bottom. Therefore the beginning point of the network must be at the upper left corner of the network. Except the function instruction without the input control, the first instruction of a network must begin with the ORG and only one ORG instruction is permissible per network. Please refer to section 5.1.1 for further explanations.



• Using LD instruction for connecting vertical lines (origin line or branch line) except at the beginning of the network.





Remark 2: Also using the AND instruction directly if an OUT TR instruction has been used at a branch line to store the node statuses. 0 Example: AND Μ M0 X0 OUT TR 0 AND Х 0 OUT TR0 Y0 1 OUT Y

LD TR

AND

0

Y

0

• Using AND instruction for serial connection of a single element.

LD TR0



• Using OR instruction for parallel connection of a single element.



• If the parallel element is a serial block, ORLD instruction must be used.





Remark: If more than two blocks are to be connected in parallel, they should be connected in a top to bottom sequence. For example, block 1 and block 2 should be connected first, then connect block 3 to it and so on.

Example:



LD	Х	0
AND	Μ	0
LD	Х	1
AND	М	1
ORLD		
LD	Х	2
AND	Μ	2
ORLD		
LD	Х	3
AND	Μ	3

• ANDLD instruction is used to connect parallel blocks in series.

Example:

- ORG Х 1 OR Х 2 X3 X۵ Χ7 LD Х 3 ┥┝ AND Х 4 X5 X6 LD Х 5 AND Х 6 ORLD Must use ANDLD instruction ANDLD AND Х 7
- The ANDLD instruction must be used if the element or serial block is in front of the parallel block. If the parallel block is in front of the element or serial block, AND instruction can be used to connect all parts together.

Example:	ANDLD instruction is not necessary		ORG AND	x x	0 1
	Serial Block	_	LD OR	X X	2 3
		L_/>	ANDLD		
			AND	Х	4
	Must use ANDLD instruction				



• The output coil instruction (OUT) can only be located at end of the network (the right end) and no other elements can be connected to it afterwards. The output coil can not connect to the origin line directly. If you want to connect the output coil to the origin line, connect it serially with a short circuit contact.



1.5 The De-Composition of a Network (Users of WinProladder can skip this section)

The key process of de-composition of a network is to separate the circuits that appear between two vertical lines into independent elements and serial blocks, then coding those elements and serial blocks according to the mnemonic coding rules and then connect them (with ANDLD or ORLD instruction) from left to right and top to bottom to form a parallel or a serial-parallel blocks, and finally to form a complete network.

Sample diagram:



1.6 Using Temporary Relays (Users of WinProladder can skip this section)

The network de-composition method for mnemonic coding demonstrated in section 1.5 does not apply to the branched circuit or branched block. In order to input the program using the method shown in section 1.5, It must first to store the statuses of branched nodes in temporary relays. The program design should avoid having branched circuit or branched block as much as possible. Please refer the next section "Program Simplification Techniques". Two situations that must use the TR are described at below.

- Branched circuit: Merge line does not exist at the right side of the branch line or there is a merge line at the right side of the branch line but they are not in the same row.
- Example: * indicates setting of TR relay Without merge line



Although this branch has merge lines but they are not in the same row, so this is also a branched circuit

• Branched block: The horizontal parallel blocks with a branch in one of the blocks.

Example:



- Remark 1: The OUT TR instruction must be programmed at the top of the branched point. LD TRn instruction is used at the starting point of the circuits after second rows of the branch line for regaining the branch line status before you can connect any element to the circuits. AND instruction must be used to connect the first element after OUT TRn or LD TRn instruction. LD instruction is not allowed in this case.
- Remark 2: A network can have up to 40 TR points and the TR number can not be used repeatedly in the same network. It is recommended to use the numbers 1,2,3... with sequence. The TR number must be the same in the same branch line. For example, if a branch line uses OUT TR0, then starting from row 2, LD TR0 must be used for connection.
- Remark 3: If the branch line of a branched circuit or a branched block is the origin line, then ORG or LD instructions can be used directly and TR contact is not necessary.
- Remark 4: If any one of the branched circuit rows is not connected to the output coil (there are serially connected elements in between), and other circuits also exist after the second row, a TR instruction must be used at the branch points.



- The above sample diagram shows a typical example of connecting two parallel blocks in series. Block 3 is formed when the element X9 is introduced into the network and the two parallel blocks become the branched blocks.
- TR instruction is not necessary because the (*) point is the origin line.
- If have already used TR relay to connect two blocks serially, then ANDLD instruction is not necessary.

1.7 Program Simplification Techniques

• If a single element is connected in parallel to a serial block, The ORLD instruction can be omitted if the serial block is connected on top of this single element.



• When a single element or a serial block is connected in serial with a parallel block, ANDLD instruction can be omitted if put the parallel block in front.



• If the branch node of a branch circuit is directly connected to the output coil, this coil could be located on top of the branch line (first row) to reduce the code.



• The diagram shown below indicates the TR relay and the ORLD instruction can be omitted.



• Conversion of the bridge circuit



 \Rightarrow

This network structure is not allowed in PLC program



ORG	Х	1
AND	Х	2
OR	Х	0
OUT	Υ	0
ORG	Х	0
AND	Х	2
OR	Х	1
OUT	Y	1







Remark:

- When the Read Only Register (ROR) has been configured by the user, the contents of R5000 ~ R8071 (depends on the quantity of configuration) will be loaded from the ROR's during each time of power up or changing from STOP to RUN mode.
- The user can access the ROR through the corresponding R5000 ~ R8071. Write operation of function instructions are prohibited in this ROR area of corresponding R5000 ~ R8071. The others of R5000 ~ R8071 that have not been configured for ROR, they can work as general purpose registers.
- There is a dedicated area of program memory to store the contents of Read Only Register.
 ROR can be configured up to 3072 words in maximum.

2.2 Digital and Register Allocations

** is default, user configurable

Item					Ran	ige	Remarks	
Digital 《 Bit	Х	Input contact (D	DI)			X0 ~ X255 (256	5)	Corresponding to external digital input
	Y	Output relay (D	0)			Y0 ~ Y255 (256	5)	Corresponding to external digital output
	TR	Temporary rela	y			TR0 ~ TR39 (40))	
		Internal	N	lon - rete	ntive	M0 ~ M799 (800	0)*	Can be configured as retentive type
	м	relav				M1400 ~ M191	1 (512)	
				Retentiv	e	M800 ~ M1399	(600)*	Can be configured as non-retentive type
Bit		Special Relay				M1912 ~ M200	1 (90)	
t Status	S	Step	N	Non-Retentive		S0 ~ S499 (500)*	S20 ~ S499 can be configured as retentive type
~		Relay	R	Retentiv	e	S500 ~ S999 (5	600)*	Can be configured as non-retentive type
	Т	Timer "Time-U	lp" st	tatus co	ontact	T0 ~ T255 (256)	
	С	Counter "Counter-Up" status contact			us	C0 ~ C255 (256	3)	
	TMR		0.01	STime	Base	T0~T49 (50)*	t	
		Time current	0.15	6 Time I	Base	T50~T199 (1	50)*	T0~T255 numbers for each time base can be adjusted
		value register	1S 1	1S Time Base		T200 ~ T255 (56)*		
	CTR		16	Retenti	ve	C0 ~ C139 (140))*	Can be configured as non-retentive type
_		Counter current value register	-bit	Non-Re	etentive	C140 ~ C199 (60)*		Can be configured as retentive type
			32-	³³ Retentive		C200 ~ C239 (4	10)*	Can be configured as non-retentive type
			bit	Non-Retentive		C240 ~ C255 (1	6)*	Can be configured as retentive type
		Potontivo			VO	R0 ~ R2999 (30)00)*	Can be configured as non-retentive type
	HR DR	Data Register		Retentive		D0 ~ D3999 (40	000)	
	BIX			Non-Retentive		R3000 ~ R3839	9 (840)*	Can be configured as retentive type
Regist				Retentive		R5000 ~ R8071	(3072) *	When not configured as ROR, it can serve normal register (for read/write)
er « v	HR ROR			Read Only Register (ROR)		R5000 ~ R8071 ROR ~ default s	can be set as setting is (0)*	ROR is stored in special ROR area and not occupy program space
Vord				File Re	gister	F0 ~ F8191 (81	92)	Save/retrieved via dedicated instruction
Data	IR	Input Register				R3840 ~ R3903	8 (64)	Corresponding to external numeric input
*	OR	Output Register	r			R3904 ~ R3967	' (64)	Corresponding to external numeric output
		Special system	regi	ster		R3968 ~ R416 ~ D4095 (96)	7 (197)D4000	
		0.1 mS High-Sp	beed	l Timer	Register	R4152 ~ R4154	(3)	
		HSC	Har	rdware	(4sets)	DR4096 ~ DR4	110 (4x4)	
	SR	Registers	Sof	tware(4	lsets)	DR4112~DR4	126 (4x4)	
			M	inute	, Second	R4129	R4128	
		Calendar	[Day	Hour	R4131	R4130	
		Registers		/ear	Month	R4133	R4132	
		-		, sur	Week	11100	D/102	
					VVEEK		R4134	

FR	File Registers	F0~F8191(8192)	
XR	Index Registers	V,Z (2)、P0~P9 (10)	

Remark: During power up or changing operation mode from STOP \rightarrow RUN, all contents in non-retentive relays or registers will be cleared to 0; the retentive relays or registers will remain the same state as before.

2.3 Special Relay Details

Relay No.	Function	Description
1. Stop, Pro	hibited Control	
M1912	Emergency Stop control	 If 1, PLC will be stopped (but not enter STOP mode) and all outputs OFF. This bit will be cleared when power up or changing operation mode from STOP→RUN.
M1913	Disable external outputs control	All external outputs are turn off but the
		status of Y0 ~ Y255 inside the PLC will not be affected.
M2001	Disable/Enable status retentive control	 If M2001 is 0 or enabled, the Disable/Enable status of all contacts will be reset to enable during power up or changing operation mode from STOP→RUN.
		 If M2001 is disabled and force ON, the Disable/Enable status & ON/OFF state of all contacts will remain as before during power up or changing operation mode from STOP→RUN. While testing, it may disable and force ON M2001 to keep the ON/OFF state of disabled contacts, but don't forget to enable the M2001 after testing.
2. CLEAR Co	ontrol	
M1914	Clear Non-Retentive Relays	Cleared When at 1
M1915	Clear Retentive Relays	Cleared When at 1
M1916	Clear Non-Retentive Registers	Cleared When at 1
M1917	Clear Retentive Registers	Cleared When at 1
M1918	Master Control (MC) Selection	 If 0, the pulse activated functions within the master control loop will only be executed once at first 0→1 of master control loop.
		If 1, the pulse activated functions within the master control loop will be executed every time while changing $0 \rightarrow 1$ of master control loop.
M1919	Function output control	 If 0, the functional outputs of some function instructions will memory the output state, even these instructions not been executed.
		If 1, the functional output of some function instructions without the memory ability.
Ж M1918/M19 [.]	19 can be set to 0 or 1 at will around the whole	program to meet the control requirements.

3. Pulse Signals r M1920 0.01S Clock pulse r M1921 0.1S Clock pulse r M1922 1S Clock pulse r M1923 60S Clock pulse r M1924 Initial pulse (first scan) ②	
r M1920 0.01S Clock pulse r M1921 0.1S Clock pulse r M1922 1S Clock pulse r M1923 60S Clock pulse r M1924 Initial pulse (first scan) (2)	
rM1925 Scan clock pulses ③ rM1926 =0, PLC is working at STOP mode =1, PLC is working at RUN mode ③ M1925 - t + t + t + t + t + t + t + t + t + t	
 M1927 CTS input status of communication port 1 O: CTS True (ON) 1: CTS False (OFF) When communication port 1 is used to connect with the port modem, it can use this signal and a timer to detect the printer or the modem is ready. 	printer whether
4. Error Messages	
rM1928 Reserved rM1929 Reserved rM1930 No expansion unit or exceed the limit • 1: Indicating no expansion unit or exceed the limit on no	umber of
Immediate I/O not in the main unit range I/O points Immediate I/O not in the main unit range I/O points	ange and
rM1932 Unused rM1933 System stack error rM1934 • 1: Indicating that system stack error rM1935 Reserved	
5.Port3 ~ Port4 Controls (MC/MN)	
M1936 Port 3 busy indicator • 0: Port 3 Busy • 1: Port 3 Ready	
M1937 Port 3 finished indicator • 1: Port 3 finished all communication transactions M1938 Port 4 busy indicator • 0: Port 4 Busy M1939 Port 4 finished indicator • 1: Port 4 finished all communication transactions	

Relay No.	Function	Description	
6. HSC0~HS	6. HSC0~HSC1 Controls (MC/MN)		
M1940	HSC0 software Mask	• 1: Mask	
M1941	HSC0 software Clear	• 1: Clear	
M1942	HSC0 software Direction	• 0: Count-up, 1: Count-down	
M1943	Reserved		
M1944	Reserved		
M1945	Reserved		
M1946	HSC1 software Mask	• 1: Mask	
M1947	HSC1software Clear	• 1: Clear	
M1948	HSC1 software Direction	O: Count-up, 1: Count-down	
M1949	Reserved		
M1950	Port 3 communication indicator	 1: Port 3 has received and transmitted a message 	
M1951	Port 4 communication indicator	 1: Port 4 has received and transmitted a message 	
7. RTC Cont	rols		
M1952	RTC setting		
M1953	±30 second Adjustment		
►M1954	RTC installation checking		
▪M1955	Set value error		
8. Communic	ation/Timing/Counting Controls	·	
M1956	Selection of Message Frame Interval	• 0: Use system default value as Message Frame Interval	
	Detection Time	Detection Time for Modbus RTU communication protocol	
		• 1: Use the high byte value of R4148 as Message Frame Interval	
		Detection Time for Modbus RTU protocol	
M1957	The CV value control after the timer	 0: The CV value will continue timing until the upper limit is met after "Time Up" 	
		• 1: The CV value will stop at the PV value after "Time Up" (User	
		may control M1957 within the program to control the individual	
		timer)	
M1958	Communication port 2 High Speed	O: Set Port 2 to Normal Speed Link	
	Link mode selection	1: Set Port 2 to High Speed CPU Link	
		XM1958 is only effective at slave station	
M1959	Modem dialing signal selection	• 0: Dialing by TONE when Port 1 connecting with Modem.	
		 1: Dialing by PULSE when Port 1 connecting wit Modem. 	
M1960	Port 1 busy indicator	• 0: Port 1 Busy	
		• 1: Port 1 Ready	
M1961	Port 1 finished indicator	• 1: Port 1 finished all communication transactions	
M1962	Port 2 busy indicator	• 0: Port 2 Busy	
		• 1: Port 2 Ready	
M1963	Port 2 finished indicator	• 1: Port 2 finished all communication transactions	
M1964	Modem dialing control	If Port 1 is connected with Modem,	
		when signal $0 \rightarrow 1$ will dial the phone number;	
		when signal $1 \rightarrow 0$ will hang-up the phone.	

Relay No.	Function	Description
M1965	Dialing success flag	• 1: Indicating that dialing is successful (when Port 1 is connected
		with Modem).
M1966	Dialing fail flag	 1: Indicating that dialing has failed (when Port 1 is connected with Modem).
M1967	Port 2 High Speed Link working	0: Continuous cycle.
	mode selection	 1: One cycle only. It will stop when the last communication transaction is completed (only effective at the master station).
M1968	Step program status	• 1: Indicating that there are more than 16 active steps in the step program at the same time.
M1969	Indirect addressing illegal write flag	 1: Indicating that a function with index addressing attempts to write cross over the boundary of different type of data.
M1970	Port 0 status	• 1: Port 0 has received and transmitted a message
M1971	Port 1 status	• 1: Port1 has received and transmitted a message
M1972	Port 2 status	• 1: Port2 has received and transmitted a message
M1973	The CV value control after counting "Count-Up"	 0: Indicating that the CV value will continue counting up to the upper limit after "Time-Up".
		 1: Indicating that the CV value will stop at the PV value after "Count-Up" (User may control M1973 within the program to control the individual counter)
M1974	RAMP function slope control	• 0: Time control for ramping
		1: Equivalent slope control for ramping
M1975	CAM function (FUN112) selection	 1: For the circular applications where the electric CAM switch (FUN112) can support the wrap around situation like the angle from 359° cross to 0°
9. HSC2 ~ HS	C7 Controls	
M1976	HSC2 software Mask	• 1: Mask
M1977	HSC2 software Clear	• 1: Clear
M1978	HSC2 software Direction	• 0: Count-up, 1: Count-down
M1979	HSC3 software Mask	• 1: Mask
M1980	HSC3 software Clear	• 1: Clear
M1981	HSC3 software Direction	• 0: Count-up, 1: Count-down
M1982	HSC4 software Mask	• 1: Mask
M1983	HSC4 software Direction	• 0: Count-up, 1: Count-down
M1984	HSC5 software MASK	• 1: Mask
M1985	HSC5 software Direction	O: Count-up, 1: Count-down
M1986	HSC6 software Mask	• 1: Mask
M1987	HSC6 software Direction	• 0: Count-up, 1: Count-down
M1988	HSC7 software Mask	• 1: Mask
M1989	HSC7 software Direction	• 0: Count-up, 1: Count-down
M1990	Reserved	

Relay No.	Function	Description
10. PSO0 ~ P	OS3 Controls	
M1991	Selection of stopping the pulse output	• 0: Immediately stop while stopping pulse output
	(FUN140)	• 1: Slow down stop while stopping pulse output
M1992	PSO0 Busy indicator	• 0: PSO0 Busy
		• 1: PSO0 Ready
M1993	PSO1 Busy indicator	• 0: PSO1 Busy
		• 1: PSO1 Ready
M1994	PSO2 Busy indicator	• 0: PSO2 Busy
		• 1: PSO2 Ready
M1995	PSO3 Busy indicator	• 0: PSO3 Busy
		• 1: PSO3 Ready
M1996	PSO0 Finished indicator	1: PSO0 finished the last step of motion
M1997	PSO1 Finished indicator	1: PSO1 finished the last step of motion
M1998	PSO2 Finished indicator	1: PSO2 finished the last step of motion
M1999	PSO3 Finished indicator	1: PSO3 finished the last step of motion
M2000	Selection of Multi-Axis	1: Synchronized Multi-Axis
	synchronization for High Speed Pulse	
	Output (FUN140)	

2.4 Special Registers Details

Register No.	Function	Description
R3840 R3903	Input Registers CH0 : R3840 CH63 : R3903	For Analog or Numeric inputs
R3904 R3967	Output Registers CH0 : R3904 CH63 : R3967	For Analog or Numeric outputs
R3968 R3980	Define stimulate Modbus equipment	
R3981 R3999	Reserved	
R4000	Reserved	
R4001	Reserved	
R4002	Reserved	
R4003 R4004	Define FUN86 temperature reading value at starting/end address	

Register No.	Function	Description
R4005	High Byte: Period of PWM	For PID temperature control
	=0, 2 seconds	
	=1,4 seconds	
	-2, 0 second	
	=3, 15 seconds	
	>5 32 seconds	
	Low Byte: Period of PID calculation	
	=0, 2 seconds	
	=1, 4 seconds	
	=2, 8 seconds	
	=3, 1 second	
	=4, 16 seconds	
	≥5, 32 seconds	
R4006	Threshold value of output ratio for	For PID temperature control
	heating/cooling loop abnormal detecting (Unit	
	in %)	
R4007	Threshold value of continuous time for	For PID temperature control
	heating/cooling loop abnormal detecting (Unit	
	in second)	
R4008	Maximum temperature for heating loop	For PID temperature control
	abnormal detecting	
R4009	Temperature display in Celsius/Fahrenheit	=0, Celsius ;=1,Fahrenhelt
R4010		Each bit represents 1 sensor.
	Installed temperature sensor flag	if bit value = 1 means installed.
R4011		
R4012		Each bit represents 1 temperature point, if bit value =
	PID Temperature control flag	1 means enable control.
R4013	Deserved	
R4014		
R4015		
	=1, average by two readings	
	=2. average by four readings	
	=3, average by eight readings	
R4016	Reserved	
R4017	Reserved	
R4018	Reserved	
R4019	Number of PASSWORD Retry	
R4020	Control FUN148 instruction forbid to	
	clockwise/anti-clockwise.	
R4021		
	Reserved	
R4024		
R4025	Total Expansion Input Registers	

Register No.	Function	Description
R4026	Total Expansion Output Registers	
R4027	Total Expansion Digital Inputs	
R4028	Total Expansion Digital Outputs	
R4029	Reserved for system	
R4030 R4039	Tables to save or read back the data registers into or from ROM Pack	When the ROM Pack being used to save the ladder program and data registers, these tables describes which registers will be written into the ROM Pack. The addressed registers will be initialized from ROM Pack while power up.
R4040	Reply delay time settings for Port 0 and Port 1	Low Byte: For Port 0 (Unit in mS) High Byte: For Port 1 (Unit in mS)
R4041	Reply delay time settings for Port 2 and Port 3	Low Byte:For Port 2 (Unit in mS) High Byte:For Port 3 (Unit in mS)
R4042	Reply delay time settings for Port 4	Low Byte: For Port 4 (Unit in mS) High Byte: Reserved for system
R4043	Port 3 Communication Parameters Register	Set Baud Rate, Data bitof Port 3
R4044	Port 4 Communication Parameters Register	Set Baud Rate, Data bitof Port 4
R4045	Transmission Delay & Receive Time-out interval time Setting,	Low Byte : Port 3 Receive Time-out interval time (Unit in 10mS)
	while Port 3 being used as the master of	High Byte: Port 3 Transmission Delay
	FUN151 or FUN150	(Unit in 10mS)
R4046	Power up initialization mode selection of data	=5530H: Don't initialize the addressed data registers
	Pack	-Others : initialize the addressed data registers been
		written into ROM Pack while power up
R4047	Communication protocol setting for Port1 ~ Port4	Set the FATEK or Modbus RTU/ASCII communication protocol
R4048	Transmission Delay & Receive	Low Byte: Port 4 Receive Time-out interval time (Unit
	Time-out interval time Setting,	in 10mS)
	while Port 4 being used as the master of	High Byte: Port 4 Transmission Delay
D 4040	FUN151 or FUN150	
R4049	CPU Status Indication	=A55AH, Force CPU RUN
		-0, Normal Stop
		=2. PLC ID not matched with Program ID
		=3.1 adder checksum error
		=4. System STACK error
		=5. Watch-Dog error
		=6, Immediate I/O over the CPU limitation
		=7, Syntax not OK
		=8, Qty of expansion I/O modules exceeds
		=9, Qty of expansion I/O points exceeds
		=10, CRC error of system FLASH ROM
R4050	Port 0 Communication Parameters Register	Set Baud Rate of Port 0
R4051	Reserved	
R4052	Indicator while writing ROM Pack	

Register No.	Function	Description		
R4053	Reserved			
R4054	Define the master station number of the High-Speed CPU Link network (FUN151 Mode 3)	If the master station number is 1,it can ignore this register. To set the master station number other than 1 should: Low Byte : Station number High Byte: 55H		
R4055	PLC station number	 If high byte is not equal 55H, R4055 will show the station number of this PLC If want to set PLC station number then R4055 should set to: Low Byte : Station number High Byte: 55H 		
R4056	High Byte :Reserved Low Byte: High speed pulse output frequency dynamic control	Low Byte: =5AH, can dynamically change the output frequency of High Speed Pulse Output		
R4057	Power off counter	The value will be increased by 1 while power up		
R4058	Error station number while Port 2 in High Speed CPU Link	Used by FUN151 Mode 3 of Port 2		
R4059	Error code while Port 2 in High Speed CPU LINK mode	Used by FUN151 Mode 3 of Port 2 High byte Low Byte R4059 Err code Err count H Error code: 0AH, No response 01H, Framing Error 02H, Over-Run Error 04H, Parity Error 08H, CRC Error		
Register No.	Function	Description		
----------------	--	--	--	--
R4060	Error code of PSO 0	The error codes are:		
		1: Parameter 0 error		
		2: Parameter 1 error		
		3: Parameter 2 error		
		4: Parameter 3 error		
		5: Parameter 4 error		
		7: Parameter 6 error		
		8: Parameter 7 error		
		9: Parameter 8 error		
		10: Parameter 9 error		
		13: Parameter 12 error		
		15: Parameter 14 error		
		30: Speed setting reference number error		
		31: Speed value error		
		32: Stroke setting reference number error		
		33: Stroke value error		
		34: Illegal positioning program		
		35: Step over		
		36: Step number exceeds 255		
		37: Highest frequency error		
		38: Idle frequency error		
		39: Movement compensation value too large		
		40: Movement value exceeds range		
		41: DRVC instruction not allow ABS addressing42:		
		DRVZ can't follow DRVC		
		50: Illegal operation mode of DRVZ		
		51: Illegal DOG input number		
		52: Illegal PG0 input number		
		53: Illegal CLR output number		
		60: Illegal linear interpolation command		
R4061	Error code of PSO 1	Same as above		
R4062	Error code of PSO 2	Same as above		
R4063	Error code of PSO 3	Same as above		
R4064		PSO 0		
R4065	Being completed step number of positioning	PSO 1		
R4066	program	PSO 2		
R4067		PSO 3		
R4068				
R4069	FUN147 GP0 vector speed			
R4070 R4071	FUN147GP1 vector speed			

Register No.	Function	Description
R4072		Low Word of PSO 0
R4073		High Word of PSO 0
R4074		Low Word of PSO 1
R4075		High Word of PSO 1
R4076	Pulse count remaining for output	Low Word of PSO 2
R4077		High Word of PSO 2
R4078		Low Word of PSO 3
R4079		High Word of PSO 3
R4080		Low Word of PSO 0
R4081		High Word of PSO 0
R4082		Low Word of PSO 1
R4083	Current output frequency	High Word of PSO 1
R4084		Low Word of PSO 2
R4085		High Word of PSO 2
R4086		Low Word of PSO 3
R4087		High Word of PSO 3
R4088		Low Word of PSO 0
R4089		High Word of PSO 0
R4090		Low Word of PSO 1
R4091	Current pulse position	High Word of PSO 1
R4092		Low Word of PSO 2
R4093		High Word of PSO 2
R4094		Low Word of PSO 3
R4095		High Word of PSO 3

Register No.	Function	Description		
R4096	HSC0 current value Low Word			
R4097	HSC0 current value High Word			
R4098	HSC0 preset value Low Word			
R4099	HSC0 preset value High Word			
R4100	HSC1 current value Low Word			
R4101	HSC1 current value High Word			
R4102	HSC1 preset value Low Word			
R4103	HSC1 preset value High Word			
R4104	HSC2 current value Low Word			
R4105	HSC2 current value High Word			
R4106	HSC2 preset value Low Word			
R4107	HSC2 preset value High Word			
R4108	HSC3 current value Low Word			
R4109	HSC3 current value High Word			
R4110	HSC3 preset value Low Word			
R4111	HSC3 preset value High Word			
R4112	HSC4 current value Low Word			
R4113	HSC4 current value High Word			
R4114	HSC4 preset value Low Word			
R4115	HSC4 preset value High Word			
R4116	HSC5 current value Low Word			
R4117	HSC5 current value High Word			
R4118	HSC5 preset value Low Word			
R4119	HSC5 preset value High Word			
R4120	HSC6 current value Low Word			
R4121	HSC6 current value High Word			
R4122	HSC6 preset value Low Word			
R4123	HSC6 preset value High Word			
R4124	HSC7 current value Low Word			
R4125	HSC7 current value High Word			
R4126	HSC7 preset value Low Word			
R4127	HSC7 preset value High Word			
R4128	Second of calendar			
R4129	Minute of calendar			
R4130	Hour of calendar			
R4131	Day of calendar			
R4132	Month of calendar			
R4133	Year of calendar			
R4134	Day of week of calendar			
R4135	month + minute			
r R4136	Current scan time	• Error < +1mc		
r R4137	Maximum scan time	$\frac{1}{2} = \frac{1}{2} = \frac{1}$		
r R4138	Minimum scan time			

Register No.	Function	Description		
R4139	CPU Status	Bit0 =0, PLC STOP		
		=1, PLC RUN		
		Bit1 , Reserved		
		Bit2 =1, Ladder program checksum error		
		Bit3 =0, Without ROM Pack		
		=1, With ROM Pack		
		Bit4 =1, Watch-Dog error		
		Bit5 =1, MA model main unit		
		Bit6 =1, With ID protection		
		Bit7 =1, Emergency stop		
		Bit8 =1, Immediate I/O over range		
		Bit9 =1, System STACK error		
		Bit10 =1, ASIC failed		
		Bit11 =1, Function not allowed		
		Bit12 , Reserved		
		Bit13 =1, With communication board		
		Bit14 =1, With calendar		
		Bit15 =1, MC main unit		
R4140				
R4141				
R4142	Telephone Number registers			
R4143				
R4144				
R4145)			

Register No.	Function	Description		
R4146	Port 1 Communication Parameters	Set Baud Rate, Data bit of Port 1		
	Register			
R4147	Transmission Delay & Receive Time-out interval time Setting, while Port 1 being used as the master of FUN151 or FUN150	Low Byte: Port 1 Receive Time-out interval time (Unit in 10mS) High Byte: Port 1 Transmission Delay (Unit in 10mS)		

Register No.	Function	Description	
R4148	Message Frame Detection Time Interval	While the communication port being used as the master or slave of Modbus RTU protocol, the system will give the default time interval to identify each packet of receiving message; except this, the user can set this time interval through the high byte setting of R4148 and let M1956 be 1, to avoid the overlap of different packet of message frame.	
		M1956=1, High Byte of R4148 is used to set the new message detection time interval for Port 1 ~ Port 4 (Unit in mS)	
		While the communication port being used to communicate with the intelligent peripherals through FUN151 instruction, if the communication protocol without the end of text to separate each packet of message frame, it needs message detection time interval to identify the different packet. High byte of R4148 is used for this setting for Port 1 ~ Port 4. (Unit in mS)	
R4149	Modem Interface Setting & Port0 without checking of station number for FATEK's external communication protocol	High Byte of R4149: =55H, Remote-Diagnosis/Remote-CPU-Link by way of Port 1 through Modem connection, it supports user program controlled dial up function	
		=AAH, Remote diagnosis by way of Port 1 through Modem connection, it supports Passive receiving & Active dialing operation mode	
		=Others, without above function	
		 Low Byte of R4149: =1, Port 0 without checking of station number for FATEK's external communication protocol (communicating with MMI/SCADA) 	
		=Others, Port 0 checks station number, it allows multi-drop network for data acquisition.	
R4150	Power on I/O service delay time setting	• PLC is ready for I/O service after this delay time while power up. The unit is in 0.01S. The default value is 100.	
R4151	Circular 1mS time base timer	• The content of R4151 will be increased by 1 every 1mS.	
P/152	Low word of HSTA CV register	It can be used for a more precise timing application.	
R4152 R4153	High word of HSTA CV register	The HSTA can act as 32-bit cyclic timer or fixed time interrupt timer	
R4154	PV register of HSTA		

Register No.	Function	Description				
R4155	Port 1 & Port 2 without station number checking for FATEK's external communication protocol	 Low Byte of R4155: =1, Port 1 without station number checking for FATEK's external communication protocol (communicating with MMI/SCADA) ≠1,Port 1 checks station number, it allows multi-drop network for data acquisition High Byte of R4155: =1, Port 2 without station number checking for FATEK's external communication protocol (communication protocol (communicating with MMI/SCADA) ≠1,Port 2 checks station number, it allows multi-drop network for data acquisition 				
R4156	Port 3 & Port 4 without station number checking for FATEK's external communication protocol	 Low Byte of R4156: =1, Port 3 without station number checking for FATEK's external communication protocol (communicating with MMI/SCADA) ≠1,Port 3 checks station number, it allows multi-drop network for data acquisition High Byte of R4156: =1, Port 4 without station number checking for FATEK's external communication protocol (communicating with MMI/SCADA) ≠1,Port 4 checks station number, it allows multi-drop 				
R4157	PLC OS Version					
R4158	Port 2 Communication Parameters Register (Not for High Speed CPU Link)	Set Baud Rate, Data bitof Port 2				
R4159	Transmission Delay & Receive Time-out interval time Setting, while Port 2 being used as the master of FUN151 or FUN150	Low Byte : Port 2 Receive Time-out interval time (Unit in 10mS) High Byte : Port 2 Transmission Delay (Unit in 10mS)				
R4160	Port2 RX/TX time out setting for High Speed CPU Link	 High Byte of R4160 : =56H, User setting mode if the system default works not well, Low Byte of R4160 is used for this setting (Not suggest) =Others, system will give the default value according to the setting of R4161 				
R4161	Port 2 Communication Parameters Register (For High Speed CPU Link)	 Set Baud Rate, Parityof Port 2 Data bit is fixed to 8-bit Baud Rate≥38400 bps 				
R4162	Fixed time interrupt enable/disable control	B7B6B5B4B3B2B1B100mS50mS10mS5mS4mS3mS2mS1mBit=0, interrupt enabledBit=1, interrupt disabled				

Register No.	Function	Description
R4163	Modem dialing control setting	 Low Byte of R4163 : =1, Ignore the dialing tone and the busy tone when dialing. =2, Wait the dialing tone but ignore the busy tone when dialing. =3, Ignore the dialing tone but detect the busy tone when dialing. =4, Wait the dialing tone and detect the busy tone when dialing. =Any other value treated as value equal 4. High Byte of R4163 :
		The Ring count setting for Modem auto answer
R4164	Vindex register	
R4165	Z index register	
R4166	System used	
R4167	Model of main unit	• Low Byte of R4167:
		=0, 6I + 4O (FBs-10xx)
		=1, 8I + 6O (FBs-14xx)
		=2, 12I + 8O (FBs-20xx)
		=3, 14I + 10O (FBs-24xx)
		=4, 20I + 12O (FBs-32xx)
		=5, 24I + 16O (FBs-40xx)
		=6, 36I + 24O (FBs-60xx)
		=7, 28I + 16O (FBs-44MN)
		High Byte of R4167:
		=0, MA
		=1, MC
		=2, MN

Register No.	Function	Description		
D4000	Port 1 User-defined Baud Rate Divisor	Port 1 user-defined Baud Rate (1125~1152000 bps)		
	(R4146 must be 56XFH)	D4000 = (18432000/Baud Rate) - 1		
D4001	Port 2 User-defined Baud Rate Divisor	Port 2 user-defined Baud Rate (1125~1152000 bps)		
	(R4158 must be 56XFH)	D4001 = (18432000/Baud Rate) - 1		
D4002	Port 3 User-defined Baud Rate Divisor	Port 3 user-defined Baud Rate (1125~1152000 bps)		
	(R4043 must be 56XFH)	D4002 = (18432000/Baud Rate) - 1		
D4003	Port 4 User-defined Baud Rate Divisor	Port 4 user-defined Baud Rate (1125~1152000 bps)		
	(R4044 must be 56XFH)	D4003 = (18432000/Baud Rate) - 1		
D4004		=0, 14-bit format but valid 12-bit resolution		
	FUN30 PID resolution of analog input	=1,14-bit format and valid 14-bit resolution		
D4005	FUN30 PID gain constant	KC=D4005/Pb		

Register No.	Function	Description		
D4006 D4042	Analog input valid bit and set times of average			
D4043 D4045	Communication function setting			
D4046 D4052	Reserved			
D4053 D4054	RTC chip RTC time setup	RTC chip is S35390A, is able through D4054 to do time setup		
D4055 D4059	Reserved			
D4060 D4061 D4062	FUN147 GP0 error code FUN147 GP1 error code FUN147 the step number (positioning point) which has been completed of GP0			
D4063	FUN147 the step number (positioning point) which has been completed of GP1			
D4064 D4070	Reserved			
D4071 D4079	Used in FBs-B2A1D/FBs-B2DA/ FBs-B4AD			
D4080 D4081 D4082 D4083	P0 index register P1 index register P2 index register P3 index register			
D4084 D4085	P4 index register P5 index register			
D4086 D4087 D4088 D4089	Po index register P7 index register P8 index register P9 index register			
D4090 D4095	Reserved			

Remark: All the special relays or registers attached with "r" symbol shown in the above table are write prohibited.

For the special relays attached with "r" symbol also has following characteristics

. Forced and Enable/Disable operation is not allowed.

. Can't be referenced by TU/TD transitional contact (contact will always open)

Chapter 3 FBs-PLC Instruction Lists

3.1 Sequential Instructions

Instruction	Operand	Symbol	Function Descriptions	Execution	Instruction type	
	oporana	e jiiisei	Starting a notwork with a normally open (A)	Time		
ORG	 X,Y,M,		$\vdash \vdash$	contact		
ORG NOT		⊢ /⊢	Starting a network with a normally closed (B) contact	0.33uS		
ORG TU	S,T,C	↓ _ ↑ ──	Starting a network with a differential up (TU) contact	0.54.0	Network	
ORG TD		┝──↓├──	Starting a network with a differential down (TD) contact	0.5405	instructions	
ORG OPEN		├ ──○	Starting a network with a open circuit contact			
ORG SHORT		+	Starting a network with a short circuit contact	0.3305		
LD			Starting a relay circuit from origin or branch line with a normally open contact			
LD NOT	X,Y,M,		Starting a relay circuit from origin or branch line with a normally closed contact	0.33uS		
LD TU	S,T,C		Starting a relay circuit from origin or branch line with a differential up contact		Origin or branch line	
LD TD			Starting a relay circuit from origin or branch line with a differential down contact	0.54uS	starting	
LD OPEN			Starting a relay circuit from origin or branch line with a open circuit contact		Instructions	
LD SHORT		• •	Starting a relay circuit from origin or branch line with a short circuit contact	0.33uS		
AND			Serial connection of normally open contact			
AND NOT	X,Y,M,		Serial connection of normally closed contact	0.33uS		
AND TU	S,T,C		Serial connection of differential up contact	0.54.0	Serial	
AND TD			Serial connection of differential down contact	0.54uS	connection instructions	
AND OPEN		o o	Serial connection of open circuit contact	0.000		
AND SHORT		••	Serial connection of short circuit contact	0.3305		
OR		┺┤┝┸	Parallel connection of normally open contact			
OR NOT	X,Y,M,		Parallel connection of normally closed contact	0.3305		
OR TU	S,T,C	⁺⊣↑⊢⁺	Parallel connection of differential up contact	0.54.0	Parallel	
OR TD		€⊣↓⊢т	Parallel connection of differential down contact	0.54uS	connection instructions	
OR OPEN		⁺_ ₀ †	Parallel connection of open circuit contact	0.00.0		
OR SHORT		<u>+</u> +	Parallel connection of short circuit contact	0.33uS		
ANDLD		_ + - • _	Serial connection of two circuit blocks	0.00.0	Blocks merge	
ORLD			Parallel connection of two circuit blocks	0.33uS	instructions	

Instruction	Operand	Symbol	Function Descriptions	Execution Time	Instruction type
OUT	VMO	— ()	Send result to coil		
OUT NOT	¥,IM,S	—(<i>/</i>)	Send inverted result to coil	0.33uS	Coil output
OUT	Y	——(L)	Send result to an external output coil and appoint it as of retentive type	1.09uS	instruction
OUT L	тр		Save the node status to a temporary relay	0.0000	
LD			Load the temporary relay	0.3305	
ти		— ↑ —	Take the transition up of the node status	0.33uS	Node operation instruction
тр		\downarrow	Take the transition down of the node status	0.33uS	
NOT		—/—	Invert the node status	0.33uS	
SET		- • ──(S)	Set a coil	0.33uS 1.09uS	
RST		-•(R)	Reset a coil	0.33uS 1.09uS	

• The 36 sequential instructions listed above are all applicable to every models of FBs-PLC.

3.2 Function Instructions

There are more than 100 different FBs-PLC function instructions. If put the **D** and **P** derivative instructions into account, the total number of instructions is over 300. On top of these, many function instructions have multiple input controls (up to 4 inputs) which can have up to 8 different types of operation mode combinations. Hence, the size of FBs-PLC instruction sets is in fact not smaller than that of a large PLC. Having powerful instruction functions, though may help for establishing the complicated control applications, but also may impose a heavy burden on those users of small type PLC's. For ease of use, FATEK PLC function instructions and 4 SFC instructions and the advanced function group which includes other more complicated function instructions, such as high-speed counters and interrupts. This will enable the beginners and the non-experienced users to get familiar with the basic function very quickly and to assist experienced users in finding what they need in the advanced set of function instructions.

The instructions attached with "" symbol are basic functions which amounts to 26 function instructions and 4 SFC instructions. All the basic functions will be explained in next chapter. The details for the reset of functions please refer advanced manual.

General Timer/Counter Function Instructions

FUN No.	Name	Operand	Derivative Instruction	Function descriptions
	T nnn	PV		General timer instructions ("nnn" range 0 ~ 255, total 256)
	C nnn	PV		General counter instructions ("nnn" range 0 ~ 255, total 256)
7	UDCTR	CV,PV	DP	16-Bit or 32-Bit up/down counter

■ Single Operand Function Instructions

4	DIFU	D	Р	To get the up differentiation of a D relay and store the result to D
5	DIFD	D	Р	To get the down differentiation of a D relay and store the result to D
10	TOGG	D	Р	Toggle the status of the D relay

■ Setting/Resetting

	SET	D	DP	Set all bits of register or a discrete point to 1
	RST	D	DP	Clear all bits of register or a discrete point to 0
114	Z-WR	N	Р	Zone set or clear

SFC Instructions

STP	Snnn	STEP declaration
STPEND		End of the STEP program
ТО	Snnn	STEP divergent instruction
FROM	Snnn	STEP convergent instruction

Mathematical Operation Instructions

11	(+)	Sa,Sb,D	DP	Perform addition of Sa and Sb and then store the result to D
12	(-)	Sa,Sb,D	DP	Perform subtraction of Sa and Sb and then store the result to D
13	(*)	Sa,Sb,D	DP	Perform multiplication of Sa and Sb and then store the result to D
14	(/)	Sa,Sb,D	DP	Perform division of Sa and Sb and then store the result to D
15	(+1)	D	DP	Adds 1 to the D value
16	(- 1)	D	DP	Subtracts 1 from the D value
23	DIV48	Sa,Sb,D	Ρ	Perform 48 bits division of Sa and Sb and then store the result to D
24	SUM	S,N,D	DP	Take the sum of the successive N values beginning from S and store it in D
25	MEAN	S,N,D	DP	Take the mean average of the successive N values beginning from S and store it in D
26	SQRT	S,D	DP	Take the square root of the S value and store it in D
27	NEG	D	DP	Take the 2's complement (negative number) of the D value and store it back in D
28	ABS	D	DP	Take the absolute value of D and store it back in D
29	EXT	D	Р	Take the 16 bit numerical value and extend it to 1 32 bit numerical value (value will not change)
30	PID	TS,SR,OR, PR,WR		PID operation
31	CRC	MD,S,N,D	Ρ	CRC16 checksum calculation
32	ADCNV	PI,S,N,D		Offset and full scale conversion

FUN No.	Name	Operand	Derivative Instruction	Function descriptions
33	LCNV	Md,S,Ts,D,L	Ρ	Linear Conversion
34	MLC	Rs,SI,Tx,Ty,TI, D	Ρ	Multiple Linear Conversion
200	I→F	S,D	DP	Integer to floating point number conversion
201	F→I	S,D	DP	Floating point number to integer conversion
202	FADD	Sa,Sb,D	P	Addition of floating point number
203	FSUB	Sa,Sb,D	P	Subtraction of floating point number
204	FMUL	Sa,Sb,D	Ρ	Multiplication of floating point number
205	FDIV	Sa,Sb,D	Ρ	Division of floating point number
206	FCMP	Sa,Sb	Ρ	Comparison of floating point number
207	FZCP	Sa,Sb	P	Zone comparison of floating point number
208	FSQR	S,D	P	Square root of floating point number
209	FSIN	S,D	Ρ	SIN trigonometric function
210	FCOS	S,D	Ρ	COS trigonometric function
211	FTAN	S,D	Ρ	TAN trigonometric function
212	FNEG	D	Ρ	Change sign of floating point number
213	FABS	D	Ρ	Take absolute value of floating point number
214	FLN	S,D	Ρ	Floating point napierian logarithm
215	FEXP	S,D	Ρ	Floating point exponential function
216	FLOG	S,D	Ρ	Floating point logarithm
217	FPOW	Sy, Sx,D	P	Floating point power function
218	FASIN	S,D	Ρ	Floating point arc sine function
219	FACOS	S,D	P	Floating point arc cosine function
220	FATAN	S,D	P	Floating point arc tangent function

Logical Operation Instructions

18	AND	Sa,Sb,D	DP	Perform logical AND for Sa and Sb and store the result to D
19	OR	Sa,Sb,D	D	Perform logical OR for Sa and Sb and store the result to D

35	XOR	Sa,Sb,D	DP	Take the result of the Exclusive NOR logical operation made between Sa and Sb, and store it in D
36	XNR	Sa,Sb,D	DP	Take the result of the Exclusive NOR logical operation made between Sa and Sb, and store it in D

Comparison Instructions

17	CMP	Sa,Sb	DP	Compare the data at Sa and data at Sb and output the result to function outputs (FO0~FO2)
37	ZNCMP	S,S∪,S∟	DP	Compare S with the zones formed by the upper limit S and lower limit SL, and set the result to FO0~FO2

■In Line Comparison Instructions

170	=	Sa,Sb	D	Equal to compare
171	>	Sa,Sb	D	Greater than compare
172	<	Sa,Sb	D	Less than compare
173	< >	Sa,Sb	D	Not equal to compare
174	> =	Sa,Sb	D	Greater than or equal to compare
175	= <	Sa,Sb	D	Less than or equal to compare

Data Movement Instructions

FUN No.	Name	Operand	Derivative instruction	Function descriptions
8	MOV	S,D	D	Transfer the W or DW data specified at S to D
9	MOV/	S,D	DP	Invert the W or DW data specified at S, and then transfers the result to D
40	BITRD	S,N	DP	Read the status of the bits specified by N within S, and send it to $FO0$
41	BITWR	D,N	DP	Write the INB input status into the bits specified by N within D
42	BITMV	S,Ns,D,Nd	DP	Write the status of bit specified by N within S into the bit specified by N within D
43	NBMV	S,Ns,D,Nd	DP	Write the Ns nibble within S to the Nd nibble within D
44	BYMV	S,Ns,D,Nd	DP	Write the byte specified by Ns within S to the byte specified by Nd within D
45	XCHG	Da,Db	D	Exchange the values of Da and Db
46	SWAP	D	P	Swap the high-byte and low-byte of D
47	UNIT	S,N,D	P	Take the nibble 0 (NB0) of the successive N words starting from S and combine the nibbles sequentially then store in D
48	DIST	S,N,D	P	De-compose the word into successive N nibbles starting from nibble 0 of S, and store them in the NB0 of the successive N words starting from D
49	BUNIT	S,N,D	P	Low byte of words re-unit

FUN No.	Name	Operand	Derivative instruction	Function descriptions
50	BDIST	S,N,D	P	Words split into multi-byte
160	RW-FR	Sa,Sb,Pr,L	DP	File register access
161	WR-MP	S, Bk,Os, Pr,L,WR	P	Write memory pack
162	RD- MP	Bk,Os,Pr L,D PR,WR	P	Read memory pack

Shifting/Rotating Instructions

6	BSHF	D	DP	Shift left or right 1 bit of D register
51	SHFL	D,N	DP	Shift left the D register N bits and move the last shifted out bits to OTB. The empty bits will be replaced by INB input bit
52	SHFR	D,N	DP	Shift right the D register N bits and move the last shifted out bits to OTB, The empty bits will be replaced by INB input bit
53	ROTL	D,N	DP	Rotate left the D operand N bits and move the last rotated out bits to OTB
54	ROTR	D,N	DP	Rotate right the D operand N bits and move the last rotated out bits to OTB

Code Conversion Instruction

20	→BCD	S,D	DP	Convert binary data of S into BCD data and store the result to D
21	→BIN	S,D	DP	Convert BCD data of S into binary data and store the result to D
55	B→G	S,D	DP	Binary to Gray code conversion
56	G→B	S,D	DP	Gray code to Binary conversion
57	DECOD	S,Ns,NL,D	P	Decode the binary data formed by NL bits starting from Ns bit within S, and store the result in the register starting from D
58	ENCOD	S,Ns,NL,D	P	Encoding the NL bits starting from the Ns bit within S, and store the result in D
59	→7SG	S,N,D	P	Convert the N+1 number of nibble data within S, into 7 segment code, then store in D
60	→ASC	S,D	P	Write the constant string S (max. 12 alpha-numeric or symbols) into the registers starting from D
61	→SEC	S,D	P	Convert the time data (hours, minutes, seconds) of the three successive registers starting from S into seconds data then store to D
62	→HMS	S,D	P	Convert the seconds data of S into time data (hours, minutes, seconds) and store the data in the three successive registers starting from D
63	→HEX	S,N,D	P	Convert the successive N ASCII data starting from S into hexadecimal data and store them to D

64	→ASCⅢ	S,N,D	P	Convert the successive N hexadecimal data starting from S into ASCII codes and store them to D
----	-------	-------	---	--

Flow Control Instructions

0	MC	N		The start of master control loop
1	MCE	N		The end of master control loop
2	SKP	N		The start of skip loop
3	SKPE	N		The end of skip loop
	END			End of Program
22	BREAK		Ρ	Exit from FOR-NEXT loop
65	LBL	1 ~ 6 alphanumeric		Define the label with 1~6 alphanumeric characters
66	JMP	LBL	Ρ	Jump to LBL label and continues the program execution
67	CALL	LBL	Ρ	Call the sub-program begin with LBL label
68	RTS			Return to the calling main program from sub-program
69	RTI			Return to interrupted main program from sub-program
70	FOR	N		Define the starting point of the FOR Loop and the loop count N
71	NEXT			Define the end of FOR loop

I/O Function Instructions

FUN No.	Name	Operand	Derivative instruction	Function descriptions
74	IMDIO	D,N	Р	Update the I/O signal on the main unit immediately
76	TKEY	IN,D,KL	D	Convenient instruction for 10 numeric keys input
77	HKEY	IN,OT,D,KL	D	Convenient instruction for 16 keys input
78	DSW	IN,OT,D	D	Convenient instruction for digital switch input
79	7SGDL	S,OT,N	D	Convenient instruction for multiplexing 7-segment display
80	MUXI	IN,OT,N,D		Convenient instruction for multiplexing input instruction
81	PLSO	MD, Fr, PC UY,DY,HO	D	Pulse output function (for bi-directional drive of step motor)
82	PWM	TO,TP,OT		Pulse width modulation output function
83	SPD	S,TI,D		Speed detection function
84	TDSP	S,Yn,Dn, PT,IT,WS		7/16-segment LED display control
86	TPCTL	Md,Yn,Sn,Zn, Sv,Os,PR IR,DR,OR,WR		PID Temperature control
139	HSPWM	PW,OP,RS, PN,OR,WR		High Speed PWM pulse output

Cumulative Timer Function Instructions

87	T.01S	CV,PV	Cumulative timer using 0.01S as the time base
88	T.1S	CV,PV	Cumulative timer using 0.1S as the time base
89	T1S	CV,PV	Cumulative timer using 1S as the time base

Watch Dog Timer Control Function Instructions

90	WDT	Ν	Р	Set the WDT timer time out time to N mS
91	RSWDT		Ρ	Reset the WDT timer to 0

High Speed Counter Control Function Instructions

92	HSCTR	CN	DP	Read the current CV value of the hardware HSCs, HSC0 ~ HSC3, or HST on ASIC to the corresponding CV register in the PLC respectively
93	HSCTW	S,CN,D	DP	Write the CV or PV register of HSC0 ~ HSC3 or HST in the PLC to CV or PV register of the hardware HSC or HST on ASIC respectively

Report Function Instructions

94	ASCWR	MD,S,Pt	P	Parse and generate the report message based on the ASCII formatted data starting from the address S. Then report message will
				send to port1

Ramp Function Instructions

FUN No.	Name	Operand	Derivative instruction	Function descriptions
95	RAMP	Tn,PV,SL, SU,D	Р	Ascending/Descending convenient instruction
98	RAMP2	Om,Ta Td,Rt Rc,WR		Tracking type ramp function for D/A output

Communication Function Instructions

150	M-Bus	Pt, SR, WR	Р	Modbus protocol communication
151	CLINK	PT, WD, SR, WR	Р	FATEK/Generic protocol communication

Table Function Instructions

100	R→T	Rs,Td,L,Pr	DP	Store the Rs value into the location pointed by the Pr in Td
101	T→R	Ts,L,Pr,Rd	DP	Store the value at the location pointed by the Pr in Ts into Rd
102	T→T	Ts,Td,L,Pr	DP	Store the value at the location pointed by the Pr in Ts into the location pointed by the Pr in Td
103	BT_M	Ts,Td,L	DP	Copy the entire contents of Ts to Td
104	T_SWP	Ta,Tb,L	DP	Swap the entire contents of Ta and Tb
105	R-T_S	Rs,Ts,L,Pr	DP	Search the table Ts to find the location with data different or equal to the value of Rs. If found store the position value into the Pr
106	T-T_C	Ta,Tb,L,Pr	DP	Compare two tables Ta and Tb to search the entry with different or same value. If found store the position value into the Pr
107	T_FIL	Rs,Td,L	DP	Fill the table Td with Rs
108	T_SHF	IW,Ts,Td, L,OW	DP	Store the result into Td after shift left or right one entry of table Ts. The shift out data is send to OW and the shift in data is from IW
109	T_ROT	Ts,Td,L	DP	Store the result into Td after shift left or right one entry of table Ts.
110	QUEUE	IW,QU,L, Pr,OW	DP	Push IW into QUEUE or get the data from the QUEUE to OW (FIFO)
111	STACK	IW,ST,L, Pr,OW	DP	Push IW into STACK or get the data from the STACK to OW (LIFO)
112	BKCMP	Rs,Ts,L,D	DP	Compare the Rs value with the upper/lower limits of L, constructed by the table Ts, then store the comparison result of each pair into the relay designated by D (DRUM)
113	SORT	S,D,L	DP	Sorting the registers starting from S length L and store the sorted result to D

Matrix Instructions

120	MAND	Ma,Mb,Md,L		Store the results of logic AND operation of Ma and Mb into Md
121	MOR	Ma,Mb,Md,L		Store the results of logic OR operation of Ma and Mb into Md
122	MXOR	Ma,Mb,Md,L	Ρ	Store the results of logic Exclusive NOR operation of Ma and Mb into Md
123	MXNR	Ma,Mb,Md,L	Ρ	Store the results of logic Exclusive NOR operation of Ma and Mb into Md
124	MINV	Ms,Md ,L		Store the results of inverse Ms into Md
125	MCMP	Ma,Mb,L Pr	Ρ	Compare Ma and Mb to find the location with different value, then store the location into Pr
126	MBRD	Ms,L,Pr		Read the bit status pointed by the Pr in Ms to the OTB output
127	MBWR	Md,L,Pr		Write the INB input status to the bits pointed by the Pr in Ms
128	MBSHF	Ms,Md,L		Store the results to Md after shift one bit of the Ms. Shifted out bit will appear at OTB and the shift in bits comes from INB
129	MBROT	Ms,Md,L	P	Store the results to Md after rotate one bit of the Ms. Rotated out bit will appear at OTB.
130	MBCNT	Ms,L,D	P	Calculate the total number of bits that are 0 or 1 in Ms, then store the results into D

NC Positioning Instruction

140	HSPSO	Ps,SR,WR		HSPSO instruction of NC positioning control
141	MPARA	Ps,SR		Parameter setting instruction of NC positioning control
142	PSOFF	Ps	Ρ	Stop the pulse output of NC positioning control
143	PSCNV	Ps,D	Ρ	Convert the Ps positions of NC positioning to mm, Inch or Deg
147	MHSPO	Gp,SR WR,		Multi-Axis high speed pulse output
148	MPG	Sc,Ps,Fo,Mr,W		Manual pulse generator for positioning

Disable/Enable Control of Interrupt or Peripheral

145	EN	LBL	Р	Enable HSC, HST, external INT or peripheral operation
146	DIS	LBL	ß	Disable HSC, HST, external INT or peripheral operation

Chapter 4 Sequential Instructions

The sequential instructions of FBs-PLC shown in this chapter are also listed in section 3.1. Please refer to Chapter 1, "PLC Ladder diagram and the Coding rules of Mnemonic instruction", for the coding rules in applying those instructions. In this chapter, we only introduce the applicable operands, ranges and element characteristics, functionality.

Operand	Х	Y	М	SM	S	Т	С	TR	OPEN	SHORT
Ranges	X0	Y0	MO	M1912	S0	Т0	C0	TR0		
Instruction	 X255	 Y255	 M1911	 M2001	 S999	 T255	 C255	 TR39	_	—
ORG	0	0	0	0	0	0	0		0	0
ORG NOT	0	0	0	0	0	0	0			
ORG TU	0	0	0	o*	0	0	0			
ORG TD	0	0	0	o*	0	0	0			
LD	0	0	0	0	0	0	0	0	0	0
LD NOT	0	0	0	0	0	0	0			
LD TU	0	0	0	o*	0	0	0			
LD TD	0	0	0	o*	0	0	0			
AND	0	0	0	0	0	0	0		0	0
AND NOT	0	0	0	0	0	0	0			
AND TU	0	0	0	o*	0	0	0			
AND TD	0	0	0	o*	0	0	0			
OR	0	0	0	0	0	0	0		0	0
OR NOT	0	0	0	0	0	0	0			
OR TU	0	0	0	o*	0	0	0			
OR TD	0	0	0	o*	0	0	0			
OUT		0	0	o*	0			0		
OUT NOT		0	0	o*	0					
OUT L		0								
ANDLD						_				
ORLD						_				
TU						_				
TD						_				
NOT						_				
OUTS		0	0	o*	0					
OUTR		0	0	°*	0					

4.1 Valid Operand of Sequential Instructions

%For the relays marked with a 'r' symbol in the special relay table (please refer to section 2.3) is write prohibited. In addition, TU and TD contacts are not supported for those relays as well. The operands marked with a '*' symbol in the table shown above should exclude those special relays.

4.2 Element Description

4.2.1 Characteristics of A,B,TU and TD Contacts



The waveform shown above reveals the function of A, B, TU and TD elements by exercising the external input X0 form OFF to ON then OFF.

- TU (Transition Up): This is the "Transition Up Contact". Only a rising edge (0→1) of the referenced signal will turn on this element for one scan time.
- TD (Transition Down): This is the "Transition Down Contact". Only a falling edge (1→0) of the referenced signal will turn on this element for one scan time.
- TU and TD contact will work normally as described above if the change of the status of the valid referenced operands listed in the "Valid Range of the Operand of Sequential instructions" table are not driven by the function instructions.

Remark: For TU(TD) elements which operand is of relay will turn on after the first time the corresponding relay get driven from 0 to 1(1 to 0). When the next time the corresponding relay get driven from 1 to 1(0 to 0) the TD(TU) element will turn OFF. Care should be taken while there is a multiple coil usage situation existed in the ladder program. This situation can be best illustrated at below. In the waveform we can see Y0 TU element only turn on between () and () time which only the Y0 TU elements existed between rung 1 and rung 2 can detect the Y0 rising edge, while other Y0 TU elements out side these two ladder rungs will never aware the occurrence of the rising edge. For the relays do not have the multiple coil usage in ladder program, The ON status of corresponding TU or TD element can be sustained for one scan time, but for relays which contrary to above, the turn on time will shorter than 1 scan time as illustrated at below.

Ladder Diagram	Mnemonic code				
X0 Y0 () Y1 () X1 Y0 ()	ORG X 0 @ OUT Y 0 @ OUT Y 1 @ ORG X 1 @ OUT Y 0 @				



A: The internal accumulator of PLC

Besides the TU/TD instructions which can detect the status change of reference operand, FBs-PLC also provides the instructions to detect the change of node status (power flow). For details please refer the descriptions of FUN4 (DIFU) and FUN5 (DIFD) instructions.

4.2.2 OPEN and SHORT Contact

The status of OPEN and SHORT contact are fixed and can't be changed by any ladder instructions. Those two contacts are mainly used in the places of the Ladder Diagram where fixed contact statuses are required, such as the place where the input of an application instruction is used to select the mode. The sample program shown below gives an example of configuring an Up/Down counter (UDCTR) to an Up counter by using the SHORT contact.



FUN7 is the UDCTR function. While rising edge of CK input occur, FUN7 will count up if the U/D status is 1 or count down if the U/D status is 0. The example shown above, U/D status is fixed at 1 since U/D is directly connected from the originline to a SHORT contact, therefore FUN7 becomes an Up counter. On the contrary, if the U/D input of FUN7 is connected with an OPEN contact from the origin-line, the FUN7 becomes a DOWN counter.



4.2.3 Output Coil and Inverse Output Coil

4.2.4

Output Coil writes the node status into an operand specified by the coil instruction. Invert Output Coil writes the complement status of node status into an operand specified by the coil instruction. The characteristics depicts at below.





specified as the Retentive coils and M800~M1399 can be specified as the Non Retentive coils. One way to categorize the relay type is to divide the relays into groups. Though this method is simple but for the most applications the coils needed to be retentive may be in a random order. FBs-PLC allows user to set the retentive status of coil individually. When input the program with mnemonics instructions, if put an "L" after the OUT instruction can declare this specific relay as retentive output. This can be shown in the diagram below.

X0	X0	Y0	ORG	Х	0
		—(L)	OR	Y	0
Y0			AND NOT	Х	1
	-		OUT L	Y	0

From the above example, if turn the X0 "ON" then "OFF", Y0 will keep at "ON". When change the PLC state from RUN to STOP then RUN or turn the power off then on, the Y0 still keep at ON state. But if use the OUT Y0 instruction instead of the OUT L Y0, Y0 status will be OFF.

4.2.5 Set Coil and Reset Coil

Set Coil writes 1 into an operand specified. Reset Coil writes 0 into an operand specified. The characteristics depicts at below.



4.3 Node Operation Instructions

A node is the connection between elements in a ladder diagram consisting of sequential instruction elements (please refer to Section 1.2). There are four instructions dedicated for node status operation in FBs-PLC. The two instructions, "OUT TR" and "LD TR", have been discussed in Section 1.6 of this manual. Using the diagram below, the three node operation instructions NOT, TU and TD, are illustrated.





Chapter 5 Description of Function Instructions

5.1 The Format of Function Instructions

In this chapter we will introduce the function instructions of FBs-PLC in details. All the explanations for each function will be divided into four parts including input control, instruction number/name, operand and function output. If use the FP-08 to input the mnemonic instruction, except for the T, C, SET, RST and SFC instructions that can be entered directly by pressing a single key stroke on FP-08, other function instructions must be entered by key in the instruction number rather than the instruction name. An example is shown in below.



Remark: The words inside the hollow box in mnemonic code field are the prompting message from FP-08 such as b: <u>CV</u>:, and <u>Pr</u>: and are not entered by the user.

5.1.1 Input Control

Except for the seven function instructions that do not have input control, the number of the input control of other FBs-PLC function instructions can be ranged from one to four. Execution of the instructions and operations is dependent on the input control signal or the combinations of the several input control signals. The ladder programming software for FACON PLC - WinProladder can help user to complete the complex design and document works. In the ladder program window we can see all the function instructions were displayed by blocks surrounded with abbreviated words for ease of comprehension, include inputs, outs, function name, and parameter names. As shown in example 2 above, the first input mark "PSU" indicates when the "PSU" input changes from 0 to 1 (rising edge) the counter will be increased or decreased by 1 (depending on the "U/D" status). The second input mark "U/D" with a status of 1 represents the word above slash ("U") and the status 0 represents the word under slash ("D"), that is second input "U/D" states =1, the counter will be increased by 1 when "PSU" input from 0 to 1, and when "U/D"=0, the counter will be decreased by 1. The third input mark "CLR" indicates when this input is 1, the counter will be cleared to 0. Chapter 7 give the descriptions of input control of each function instruction.

Remark: There are total of seven instructions whose input control should be directly connected to the origin-line those are MCE, SKPE, LBL, RTS, RTI, FOR, and NEXT. Please refer to chapter 6 and 7 for more detailed explanations.

All input controls of the function instructions should be connected by the corresponding elements, otherwise a syntax error will occur. As shown in example 3 below, the function instruction FUN7 has three inputs and three elements before FUN7. ORG X0, LD X1 and LD X2 corresponds to the first input PSU, second input U/D and third input CLR.

Ladder Diagram FF-08 Mnemonic code -7.UDCTR X0 ORG X0 FUN7 need three CV: R -PSU-0 CUP-LD X1 elements because X1 it has three inputs X2 LD ┥┝ 10 FUN 7 X2 CV : R 0 ł CLR PV : 10

5.1.2 Instruction Number and Derivative Instructions

Example 3:

As mentioned before, except for the nine instructions that can be entered using the dedicated keys on the keyboard, other function instructions must be entered using the "instruction number". Follow the instruction number there are postfixes **D**, **D** can be added which can derive three additional function instructions.

Indicates a Double Word (32-bit). The 16-bit word is the basic unit of the registers in FBs-PLC. The data length of R, T and C (except C200~C255) registers are 16-bit. If a register with 32-bit data length is required, then it is necessary to combine two consecutive 16-bit registers together such as R1-R0, R3-R2 etc. and those registers are represented by prefix a D letter before register name such as DR0 represents R1-R0 and DR2 represents R3-R2. If you enter DR0 or DWY8 in the monitor mode of FP-08, then a 32-bit long value (R1-R0 or WY24-WY8) will be displayed.

	B31	B16	B15	B0
DR0 = R1-R0	R1	R0		
	1	1		
	High Word reg	jister	Low Word regis	ter
			^	
	B31	B16	B15	B0
DWY8 = WY24-WY8	WY24		WY8	
= Y39 ~ Y8	1		1	
	High Word register		Low Word regis	ter

Remark: In order to differentiate between 16-bit and 32-bit instructions while using the ladder diagram and mnemonic code, we add the postfix letter D after the "Instruction number" to represent 32-bit instructions and the size of their operand are 32-bit as shown in example 4 on P.6-6. The instruction FUN 11D has a postfix letter D, therefore the source and destination operands need to prefix a letter D as well, such as the augend Sa : R0 is actually Sa=DR0=R1-R0 and Sb=DR2=R3-R2. Please also pay special attention to the length of the other operands except source and destination are only one word whether 16-bit or 32-bit instructions are used.

indicates the pulse mode instruction. The instruction will be executed when the status of input control changes from 0 to 1 (rising edge). As shown in example 1, if a postfix letter P is added to the instruction (FUN 15P), the instruction FUN 15P will only be executed when the status of input control signal changes from 0 to 1. The execution of the instruction is in level mode if it does not have a P postfix, this means the instruction will be executed for every scan until the status of input control changes from 1 to 0. In this operation manual, an example of the operation statement of a function instruction is shown below.

When the operation control EN' = 1 or (P instruction) from $0 \rightarrow 1$,

The first one indicates the execution requirement for non-P instruction (level mode) and the second one indicates the execution requirement for **P** instruction (pulse mode). The following waveform shows the result (R0) of FUN15 and FUN15P under the same input condition.



D: Indicates the instruction is a 32-bit instruction operating with pulse mode.

Remark: I instruction is much more time saving than level instruction in program scanning, So user should use instruction as much as possible.

5.1.3 Operand

The operand is used for data reference and storage. The data of source (S) operand are only for reference and will not be changed with the execution of the instruction. The destination (D) operand is used to store the result of operation and its data may be changed after the execution of the instruction. The following table illustrates the names and functions of FATEK PLC function instruction's operands and types of contacts, coils, or registers that can be used as an operand.

■ The names and functions of the major operands:

Abbreviation	Name	Descriptions
S	Source	The data of source (S) operand are only for reading and reference and will not be changed with the execution of the instruction. If there are more than one source operands, each operand will be identified by the footnote such as Sa and Sb.
D	Destination	The destination (D) operand is used to store the result of operation. The original data will be changed after operation. Only the coils and registers which are not write prohibited can be the destination operand.
L	Length	Indicates the data size or the length of the table, usually are constants.
N	Number	A constant most often used as numbers and times. If there are more than one constant, each constant will be identified by the footnotes such as Na, Nb, Ns, Nd, etc
Pr	Pointer	Used to point to a specific a block of data or a specific data or register in a table. Generally the Pr value can be varied, therefore cannot be constant or input register.
CV	Current value	Used in T and C instruction to store the current value of T or C
PV	Set value	Used in T and C instructions for reference and comparison
т	Table	A combination of a set of consecutive registers forms a table. The basic operation units are word and double word. If there is more than one table, each table will be identified by footnotes such as Ta, Tb, Ts and Td etc
М	Matrix	A combination of a set of consecutive registers forms a matrix. The basic operation unit is bit. If there is more than one matrix, each matrix will be identified by footnotes such as Ma, Mb, Ms and Md etc

Besides the major operands mentioned above, there are other operands which are used for certain special purposes such as the operand Fr for frequency, ST for stack, QU for Queue etc.. Please refer to the instruction descriptions for more details.

The types of the operand and their range: The types of operand for the function instructions are discrete, register and constant.

a) Discrete operand :

There are total five function instructions that reference the discrete operand, namely SET, RST, DIFU, DIFD and TOGG. Those five instructions can only be used for operations of $Y^{\triangle \triangle}$ (external output), $M^{\triangle \triangle \triangle}$ (internal and special) and $S^{\triangle \triangle}$ (step) relays. The table shown below indicates the operands and ranges of the five function instructions.

Range	Y	М	SM	S		
	Y0	M0	M1912	S0		
Ope- rand	 Y255	 M1911	 M2001	 S999		
D	0	0	•*	0		

Symbol "O" indicates the D (Destination operand) can use this type of coils as operands. The "*" sign above the "O" shown in SM column indicates that should exclude the write prohibited relays as operands. Please refer to page 2-3 for introduction of the special relays.

b) Register operand :

The major operand for function instructions is register operand. There are two types of register operands: the native registers which already is of Words or Double Words data such as R, T, C. The other is derivative registers (WX, WY, WM, WS) which are formed by discrete bits. The types of registers that can be used as

-		P			<u> </u>					3					
\backslash	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
	\setminus	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit	V. 7
ra	nd	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/- number	P0~P9
	s	0	0	0	0	0	0	0	0	0	0	•*	0	0	0
	D		0	0	0	0	0	0		0	o *	•*	0		0
	•														
	-														

instruction operands and their ranges are all listed in the following table:

The "o" symbol in the table indicates can apply this kind of data as operand. The "o*" symbol indicates can apply this kind of data except the write prohibited registers as operand. To learn more about write prohibited registers please refer to page 2-8 for introduction of the special register.

When R5000 ~ R8071 are not set to be read only registers, can used as normal registers (read, and write)

- Remark 1: The registers with a prefix W, such as WX, WY, WM and WS are formed by 16 bits. For example, WX0 means the register is formed by X0(bit 0)~X15(bit 15). WY144 means the register is formed by Y144(bit 0)~Y159(bit 15). Please note that the discrete number must be the multiple of 8 such as 0, 8, 16, 24....
- Remark 2: The last register (Word) in a table can not be represented as a 32-bit operand in the function because 2 Words are required for a 32-bit operand.
- Remark 3: TMR (T0 ~ T255) and CTR (C0 ~ C255) are the registers of timers and counters respectively. Although they can be used as general registers, they also complicate the systems and make debugging more difficult. Therefore you should avoid writing anything into the TMR or CTR registers.
- Remark 4: T0 ~ T255 and C0 ~ C199 are 16-bit register. But C200~C255 are 32-bit register, therefore can't be used as 16-bit operands.
- Remark 5: Apart from being directly appointed by register's number (address) as the foregoing discussions, the register's operand in the range of R0 ~ R8071 can be combined with pointer register V、Z or P0~P9 to make indirect addressing. Please refer to the example in the next section (Section 5.2) for the description of using pointer register (XR) to make indirect addressing.
 - c) Constant operands :

The range of 16-bit constant is between -32768~32767. The range of 32-bit constant is between -2147483648~2147483647. The constant for several function instructions can only be a positive constant. The range of 16-bit and 32-bit constants are listed in the table shown below.

Classification	Range			
16-bit signed number	-32768 ~ 32767			
16-bit un-signed number	0~32767			
32-bit signed number	-2147483648 ~ 2147483647			
32-bit un-signed number	0~2147483647			
16/32-bit signed number	-32768 ~ 32767 or -2147483648 ~ 2147483647			
16/32-bit un-signed number	0 ~ 32767 or 0 ~ 2147483647			

It is possible that the length and size of a specific operand, such as L, bit size, N etc.., are different, and the differences are all directly marked at the operand column. Please refer to the explanations of function instructions.

5.1.4 Functions Output (FO)

The "Function Output" (FO) is used to indicate the operation result of the function instruction. Like control input, each function outputs shown in the screen of programming software are all attached with a word which comes from the abbreviation of the output functionality. Such as CY derived from CarrY. The maximum number of function outputs is 4 and those are denoted as FO0, FO1, FO2, FO3 respectively. The FO status must be taken out by FO instruction (there is a FO special key on FP-08 program writing device). The unused FO may be left without connecting to any elements, such as FO1 (CY) shown in Example 4 below.

Example 4 :			
Ladder Diagram	Mnemonic Codes		
X0 = 11D.(+) = Y0 Sa: R 0 = D=0 (Sb: R 2 -U/S D: R 4 -CY - Y1 -BR (ORG X 0 FUN 11D Sa: R 0 Sb: R 2 D: R 4 FO 0 OUT Y 0 FO 2 OUT Y 1		

When M1919=0, the FO status will only be updated if the instruction is executed. It will keep the same status until a new FO status is generated after the instruction is executed again (memory keeping).

When M1919=1, the FO status will be reset to 0 (no memory keeping) if the instruction is not executed.

5.2 Use Index Register(XR) for Indirect Addressing

In the FBs-PLC function instructions, there are some operands that can be combined with pointer register (V, Z, P0~P9) to make indirect addressing (will be shown in the operand table if it applicable). However, only the registers in the range R0 ~ R8071 can be combined with an pointer register to perform indirect addressing (other operands such as discrete, constant and D0 ~ D3071 cannot be used for indirect addressing).

There are twelve pointer registers XR (V, Z, P0~P9). The V register in fact is the R4164 of special registers (R3840 ~ R4167), the Z register is the R4165 and the P0~P9 register is the (D4080~D4089). The actual addressed register by index addressing is just offset the original operand with the content of the index register.

Original Operand ↓	Poi Reថ્ ↓	nter gister	Actual Operand ↓
R100	V	(If V=50)	= R150
100	+	50 —	_
		(If V=100)	= R200
		-	-
		-	-
		-	-

As shown in the above diagram, you only need to change the V value to change the operand address. After combining the index addressing with the FBs-PLC function instructions, a powerful and highly efficient control application can be achieved by using very simple instructions. Using the program shown in the diagram below as an example, you only need to use a block move instruction (BT_M) to achieve a dynamic block data display, such as a parking management system.

Index Register(P0~P9) Introduction

In indirect addressing application, Rxxxx register can combine V, Z & P0 ~ P9 for index addressing; Dxxxx register can't combine V, Z for index addressing, but P0 ~ P9 are allowed.

When V、Z index register being combined with the Rxxxx register,

for example, R0 with V, Z, the instruction format is R0V(where V=100, it means R100) or R0Z(where Z=500, it means R500); when P0 ~ P9 index register being combined with the Rxxxx register, the instruction format is RPn (n=0 ~ 9) or RPmPn (m,n=0 ~ 9), for example RP5 (where P5=100, it means R100) or RP0P1(where P0= 100, P1=50, it means 150).

When P0 ~ P9 index register being combined with the Dxxxx register, the instruction format is DPn (n=0 ~ 9) or DPmPn (m,n=0 ~ 9), for example DP3 (where P3=10, it means D10) or DP4P5 (where P4=100, P5=1, it means D101).

It can combine both P0~P9 index register, for example P2=20, P3=30, when Rxxxx or Dxxxx register combines both index register, RP2P3 will point to R50, DP2P3 will point to D50, it means the summation of both index register for indirect addressing.



- 1. Index register P2=100 while power up or first run.
- When X23 changes from 0→1, FUN103 will perform the table movement, the source starts from R100 (P2=100), the destination starts from R2000, the amount is 4. Coping the content of R100~R103 for R2000~R2003 at first execution, coping the content of R104~R107 for R2000~R2003 at second execution...
- 3. Increasing the P2 index register by 4 to point to next 4

Indirect addressing program example





Description

Suppose that there are 100 resident parking spaces available in a parking management system for community residents. Each resident has a set of basic information including name, telephone number, number plate and parking number, that occupy four consecutive PLC registers as shown in the above diagram. A total of 400 registers (R100 ~ R499) are occupied. Each resident is given a card with a unique card number (the number is 0 for resident 1, 4 for resident 2 etc..) for the sensing pass of the main entrance and parking lot. The card number will be sensed by the PLC and stored into the pointer register "V". The attendant's monitor (LCD or CRT) will only display the data grasped by R2001 ~ R2003 in the PLC. For example, the card of residence 2 with the card number 4 is sensed, then the register V=4 and the PLC will immediately move the data in R104 ~ R107 to the temporary display storage area (R2000 ~ R2003). Hence, the attendant's monitor can display the data of residence 2 as soon as its card is sensed.

Warning

- 1. Although using pointer register for indirect addressing application is powerful and flexible, but changing the V and Z values freely and carelessly may cause great damages with erroneous writing to the normal data areas. The user should take special caution during operation.
- 2. In the data register range that can be used for indirect addressing application (R0 ~ R8071), the 328 registers R3840 ~ R4167 (i.e. IR, OR and SR) are important registers reserved for system or I/O usage. Writing at-will to these registers may cause system or I/O errors and may result in a major disaster. Due to the fact that users may not easily detect or control the flexible register address changes made by the V and Z values, FBs-PLC will automatically check if the destination address is in the R3840 ~ R4067 range. If it is, the write operation will not be executed and the M1969 flag "Illegal write of Indirect addressing" will be set as 1. In case it is necessary to write to the registers R3840 ~ R4067, please use the direct addressing.

5.3 Numbering System

5.3.1 Binary Code and Related Terminologies

Binary is the basic numbering system of digital computer. Since the PLC operates with discrete ON/OFF values, it is natural to use binary codes. The following terminologies should be fully understood before go to further topic of numbering system.

- Bit: (Abbreviated as B, such as B0, B1, and so on) It is the most basic unit of binary value. The status of bit is either "1" or "0".
- Nibble: (Abbreviated as NB, such as NB0, NB1, and so on) It is formed by four consecutive bits (e.g. B3 ~ B0) and can be used to represent a decimal number 0 ~ 9 or a hexadecimal number 0 ~ F.
- Byte: (Abbreviated as BY, such as BY0, BY1, and so on) It is formed by two consecutive nibbles (or 8 bits, such as B7 ~ B0) and can be used to represent a 2-digit hexadecimal number 00 ~ FF.
- Word: (Abbreviated as W, such as W0, W1, and so on) It is formed by two consecutive bytes (or 16 bits, such as B15 ~ B0) and can be used to represent a 4-digit hexadecimal number 0000 ~ FFFF.
- Double Word: (Abbreviated as DW, such as DW0, DW1, and so on) It is formed by two consecutive words (or 32 bits, such as B31 ~ B0) and can be used to represent an 8-digit hexadecimal number 00000000 ~ FFFFFFF.

			D\	N			← Double Word
/	W	1	,		W0		⊂ Word
BY3		, BY	<u> </u>	ΒΥ		BY0	`← Byte
NB7	NB6	NB5	NB4	NB3	NB2	NB1	NB0 ← Nibble
B31 B30 B29 B28 B27	B26 B25 B24 B	323 B22 B21 B20 E	19 B18 B17 B16	B15 B14 B13 B12 B	11 B10 B9 B8 B	7 B6 B5 B4 B3	B2 B1 B0 ← Bit

• Floating Point Number: It is also formed by two consecutive words. The Floating Point Number can expressed the maximum range is ±(1.8*10⁻³⁸ ~ 3.4*10³⁸). For the details, Please refer to section 5.3.6 for explanation.

5.3.2 The Coding of Numeric Numbers for FBs-PLC

FBs-PLC use the binary numbering system for its internal operations that is the data of external BCD inputs must be converted to binary number before the PLC can process. As we know the binary code is very difficult to read and input to the PLC for human, therefore FP-08 and WinProladder use the decimal unit or hexadecimal unit to input or to display the data. But in reality, all the operations taking place in the PLC are performed with binary code.

Remark: If you input or display the data without going through the FP-08 or WinProladder (For instance, input data into or take out data from PLC through the I/O terminals using thumb wheel switch or seven segment display), then you have to use the Ladder program to perform the Decimal to Binary conversion. This enables you to input and display data without using the FP-08 and WinProladder. Please refer to FUN20(BIN→BCD) and FUN21(BCD→BIN).

5.3.3 Range of Numeric Value

As we have mentioned before that FBs-PLC uses binary numbers for its internal operations. 16-bit,32-bit and Floating Point Number are three different numeric data of FBs-PLC. The ranges of the three numeric values are shown below.

16-bit	-32768 ~ 32767
32-bit	-2147483648~2147483647
Floating point number	±(1.8*10 ⁻³⁸ ~3.4*10 ³⁸)

5.3.4 Representation of Numeric Value (Beginners can skip this section)

The representation and specification of 16-bit and 32-bit numeric values are provided below to enable the user to further understand the numeric value operation for more complicated applications.

The most significant bits MSB of 16-bits and 32-bits (B15 for 16-bit and B31 for 32-bit) are used to identify positive and negative numbers (0: positive and 1: negative). The remaining bits (B14~B0 or B30~B0) represent the magnitude of the number. The following example uses 16-bit for further explanations. Please note that everything also applies to 32-bit numbers and the only difference is the length.



In the above example, regardless of its size (16-bit or 32-bit), and starting with the least significant bit LSB (B0). B0 is 1, B1 is 2, B2 is 4, B3 is 8, and so on. The number represented by the neighboring left bit will double its value (1, 2, 4, 8, 16, and so on) and the value is the sum of the numbers represented by the bits that are equal to 1.

5.3.5 Representation of Negative Number (Beginners should skip this section)

As prior discussion, when the MSB is 1, the number will be a negative number. The FBs-PLC negative numbers are represented by 2'S Complement, i.e. to invert all the bits (B15 ~ B0 or B31 ~ B0) of its equivalent positive number (The so-called 1'S Complement is to change the bits equal 1 to 0 and the bits equal 0 to 1) then add 1. In the above example, the positive number is 12345. The calculation of its 2'S Complement (i.e. -12345) is described below:



5.3.6 Representation of Floating Point Number (Beginners should skip this section)

The format of floating point number of FATEK-PLC follows the IEEE-754 standard, which use a double word for storage and can be expressed as follow:

Sign	Exponent	Mantissa				
b31	b ₃₀ ~ b ₂₃	b ₂₂ ~ b ₀				
1 bit	8 bits	23 bits				
		/				
	32 bits					

floating point number = sign + Exponent + Mantissa

- ▲ If the sign bit is 0 the number is positive, if the sign bit is 1 the number is negative.
- ▲ The exponent is denoted as 8-bit excess 127.
- ▲ The mantissa is 23-bit with radix 2. A normalized mantissa always starts with a bit 1, followed by the radix point, followed by the rest of the mantissa. The leading bit 1, which is always present in a normalized mantissa, is implicit and is not represented.
- The Conversion rule of Integer to floating is :

$$N = (-1)^{S} * 2^{(E-127)} * (1.M) \qquad 0 < E < 255$$

For example :

(1). $1 = (-1)^{0} * 2^{(01111111)} * (1.000.....0)$

The sign is represented by 0, the exponent's code in excess 127 is 127 = 01111111, and the significant bit is 1, resulting in the mantissa being all O's. The simple precision IEEE 754 representation of 1, is thus :

Code(1) =	0	0	1	1	1	1	1	1	1	0	0	0	0	0.		•0	0	0
	s	е	е	е	е	е	е	е	е	m	m	m	m	m	m `````	m	m	m

The sign is represented by 0, the exponent's code in excess 127 is 126 - 127 = 0111110, and the significant bit is 1, resulting in the mantissa being all O's. The simple precision IEEE 754 representation of 0.5, is thus :

= 3F000000H

(3). $-500.125 = (-1)^{1 *} 2^{(10000111) *} (1.11110100001000000000)$

The sign is represented by 1, the exponent's code in excess 127 is 135 - 127 = 10000111, and the significant bit is 1, resulting in the mantissa is 111101000010000000000. The simple precision IEEE 754 representation of -500.125, is thus :

5.4 Overflow and Underflow of Increment (+1) or Decrement (-1) (Beginners should skip this section)

The maximum positive value that can be represented by 16-bit and 32-bit operands are 32767 and 2147483647, respectively. While the minimum negative values that can be represented by 16-bit and 32-bit operands are -32768 and -2147483648, respectively. When increase or decrease an operand (e.g. when Up/Down Count of a counter or the register value is +1 or -1), and the result exceeds the value of the positive limit of the operand, then "Overflow" (OVF) occurs. This will cause the value to cycle to its negative limit (e.g. add 1 to the 16-bit positive limit 32767 will change it to -32768). If the result is smaller than the negative limit of the operand, then "Underflow" (UDF) occurs. This will cause the value to cycle to its negative limit of the operand, then "Underflow" (UDF) occurs. This will cause the value to cycle to its positive limit (e.g. deducting 1 from the negative limit -32768 will change it to 32767) as shown in the table below. The flag output of overflow or underflow exists in the FO of FBs-PLC and can be used in cascaded instructions to obtain over 16-bit or 32-bit operation results.
Increase (Decrease) Result Overflow/ Underflow	16-bit Operand	32-bit Operand
Increase	OVF=1 -32767 -32768 32767 32766 32765	OVF=1 -2147483646 -2147483647 -2147483648 2147483647 2147483646
Decrease	-32767 -32768 UDF=1 32767 32766 32765	-2147483647 -2147483648 UDF=1 2147483647 2147483646 2147483645

5.5 Carry and Borrow in Addition/Subtraction

Overflow/Underflow takes place when the operation of increment/decrement causes the value of the operand to exceed the positive/negative limit that can be represented in the PLC, consequently a flag of overflow/underflow is introduced. Carry/Borrow flag is different from overflow/underflow. At first, there must be two operands making addition (subtraction) where a sum (difference) and a flag of carry/borrow will be obtained. Since the number of bits of the numbers to be added (subtracted), to add (subtract) and of sum (difference) are the same (either 16-bit or 32-bit), the result of addition (subtraction) may cause the value of sum (difference) to exceed 16-bit or 32-bit. Therefore, it is necessary to use carry/borrow flag to be in coordination with the sum (difference) operand to represent the actual value. The carry flag is set when the addition (subtraction) result exceeds the positive limit (32767 or 2147483647) of the sum (difference) operand. The borrow flag is set when addition (subtraction) result exceeds the negative limit (-32768 or -2147483648) of the sum (difference) operand. Hence, the actual result after addition (subtraction) is equal to the carry/borrow plus the value of the sum (difference) operand. The FO of FBs-PLC addition/subtraction instruction has both carry and borrow flag outputs for obtaining the actual result.



While all FBs-PLC numerical operations use 2'S Complement, the representation of the negative value of the sum (difference) obtained from addition (subtraction) is different from the usual negative number representation. When the operation result is a negative value, 0 can never appear in the MSB of the sum (difference) operand. The carry flag represents the positive value 32768 (2147483648) and the borrow flag represents the negative value -32768 (-2147483648).



Chapter 6 Basic Function Instruction

	Т		.6-2
	С		.6-5
	SET		.6-8
	RST		.6-10
0:	MC		.6-12
1:	MCE		.6-14
2:	SKP		.6-15
3:	SKPE		.6-17
4:	DIFU		.6-18
5:	DIFD		.6-19
6:	BSHF		.6-20
7:	UDCTR	<u>}</u>	6-21
8:	MOV		6-23
9:	MOV /		. 6-24
10:	TOGG.		6-25
11:	(+)		.6-26
12:	(-)		.6-27
13:	(.h.)		
	(*)		.6-28
14:	(*) (/)		.6-28 .6-30
14: 15:	(*) (/) (+1)		.6-28 .6-30 .6-32
14: 15: 16:	(*) (/) (+1) (-1)		.6-28 .6-30 .6-32 .6-33
14: 15: 16: 17:	(*) (/) (+1) (-1) CMP		.6-28 .6-30 .6-32 .6-33 6-34
14: 15: 16: 17: 18:	(*) (/) (+1) (-1) CMP AND		6-28 6-30 6-32 6-33 6-34 6-35
14: 15: 16: 17: 18: 19:	(*) (/) (+1) (-1) CMP AND		6-28 6-30 6-32 6-33 6-34 6-35 6-36
14: 15: 16: 17: 18: 19: 20:	(*) (/) (+1) (-1) CMP AND OR →BCD		6-28 6-30 6-32 6-33 6-34 6-35 6-36 6-37





The preset value (PV) shown in example 1 is a constant which is equal to 1000. This value is fixed and can not be changed once programmed. In many circumstances, the preset time of the timers needs to be varied while PLC running. In order to change the preset time of a timer, can first use a register as the PV operand (R or WX, WY...) and then the preset time can be varied by changing the register content. As shown in this example, if set R0 to100, then T becomes a 10S Timer, and hence if set R0 to 200, then T becomes a 20S Timer.





- There are total 56 32-Bit counters (C200~C255). The range of the preset value is between 0~2147483647.
 C200~C239 are Retentive Counters and C240~C255 are Non Retentive Counters.
- The default number and assignment of the counters are shown below, if necessary can use the "CONFIGURATION" function to change the settings.
- To insure the proper counting, the sustain time of input status of CLK should greater than 1 scan time.
- The max. counting frequency with this instruction can only up to 20Hz, for higher frequency please use the high-speed soft/hardware counter.

Description

- When "CLR" is at 1, all of the contact Cn, FO0 (CUP), and CV value of the counter CV are cleared to 0 and the counter stops counting.
- When "CLR" is at 0, the counter is allowed to count up. The Counter counts up every time the clock "CK1" changes from 0 to 1 (adds 1 to the CV) until the cumulative current value is equal to or greater than the preset value (CV>=PV), the counter "Count-Up" and the contact status of the counter Cn and FO0 (CUP) changes to 1. If the input status of clock continues to change, even the cumulative current value is equal and greater than the preset value, the CV value will still accumulate until it reaches the up limit at 32767 or 2147483647. The contact Cn and FO0 (CUP) stay at 1 as long as CV>=PV unless the "CLR" input is set to 1. (please refer the diagram ① below) .
- If the FBs-PLC OS version is higher than V3.0 (inclusive), the M1973 can set to 1 so the CV will not accumulate further after "Count Up" and stops at the PV. M1973 default value is 0, therefore the status of M1973 can be set before executing any counter instruction in the program to individually set the counter CV to continue accumulating or stops at the PV after "Count Up" (please refer to the diagram ⁽²⁾ below).









RST	DP		RESET (Reset the coil or the register to 0)													DP
Symbo	OI F	Ladder symbol DP Reset control - EN RST D D D: Destination to be reset (the number of a coil or a register)														
	Ran Ope- rand D	ge Y Y0 I Y255 O	M M0 I M1911	SM M1912 M2001 *	S S0 S999	WY WY0 WY240	WM WM0 WM1896	WS WS0 WS984	TMR T0 1 T255	CTR C0 C255	HR R0 R3839	OR R3904 I R3967	SR R3968 I R4167 ○*	ROR R5000 R8071 *	DR D0 I D4095 O	
Descript	tion	reset con	itrol "E	N" =1 c	or fron	n 0 → ′	1 (P inst	truction), rese	ts the	coil or	registe	er to 0			
Examp	ple 1 e refer t	Single o exampl	Coil F	Reset T the SI	ET ins	tructior	n shown	in page	6-8.							
Examp	ple 2	16-Bit	Regis	ter Res	set											
		Ladd	er Dia	gram				Key (Operat	ons			Mnem	nonic (Codes	
	$\begin{array}{c c} X U \\ \hline \\$															
												1				



FUN 0 MC	MASTER	R CONTROL LOOP START		FUN 0 MC
Symbol	$\frac{\text{Ladder symt}}{\text{er control} - EN/-MC}$	N: Master Co the numbe	<u>Operand</u> Introl Loop number In N cannot be used	er (N=0~127) d repeatedly.
 There corres; They r MC N When exist. When and M Master 	are a total of 128 MC loops (I pond to a Master Control End ir nust always be used in pairs and instruction. the Master Control input "EN/" is the Master Control input "EN/" is CE N is called the Master Contr Control active loop area will be cl	N=0~127). Every Master Control S instruction, MCE N, which has the you should also make sure that the 1, then this MC N instruction will n 0, the master control loop is active rol active loop area. All the status leared to 0. Other instructions will no	Start instruction, I same loop numbe MCE N instructio ot be executed, a e, the area betwee of OUT coils or T ot be executed.	MC N, must er as MC N. n is after the s it does not en the MC N ïmers within
Example				
	Ladder Diagram	Key Operations	Mnemonic (Codes
X0 X1 X1 X2 T201 X1 X1 X1 X1	EN/-MC 1 Y0 (1S T201 10 Y1 (1. MCE 1 Y2	$\begin{array}{c} \left[\begin{array}{c} \left[\begin{array}{c} \left[X \\ X \\ \end{array} \right]^{U} \right] \\ \left[\begin{array}{c} \left[\begin{array}{c} \left[O \\ O \\ O \\ P \\ E \\ \end{array} \right] \\ \left[\begin{array}{c} \left[\left[O \\ O \\ P \\ H \\ O \\ P \\ H \\ \end{array} \right] \\ \left[\begin{array}{c} \left[\left[\left[O \\ V \\ H \\ H$	ORG X FUN 0 N: 1 ORG X OUT Y ORG X T201 PV: ORG T OUT Y FUN 1 N: 1 ORG X	0 1 0 2 10 201 1 1
				2



FUN 1 MCE	MASTER CONTROL LOOP END	FUN 1 MCE
Symbol	<u>Operand</u> Ladder symbol N: Master Control End number can not be used repeatedly.	(N=0~127) N
 Every I and yo instruct will be as MC MCE in instruct will be pover be as MC 	MCE N must correspond to a Master Control Start instruction. They must always be us u should also make sure that the MCE N instruction is after the MC N instruction. After ion has been executed, all output coil status and timers will be cleared to 0 and no other executed. The program execution will resume until a MCE instruction which has the sam N instruction appears. struction does not require an input control because the instruction itself forms a network ions can not connect to it. If the MC instruction has been executed then the master control completed when the execution of the program reaches the MCE instruction. If MC N instruction will do nothing	ed as a pair er the MC N instructions ne N number which other rol operation struction has
Description Please	refer to the example and explanations for MC instruction.	

SKP			SKIP START		FUN 2 SKP
Symbol					1
	Ladder symbol	<u>l</u>		<u>Operand</u>	
	<u>ر</u> 2. <u> </u>		N: Skip loop n	umber (N=0~127)	,
Skip c	ontrol – EN- SKP N		N can not b	e used repeatedly	' .
scription					
• There	are total 128 SKP loops (N=(0~127). Everv skip start instruction. SKP	N. must correspo	ond to a skip
end in	struction, SKPE N, which has	the sa	ame loop number as SKP N. They	must always be us	sed as a pair
and yo	u should also make sure that	the Sk	KPE N instruction is after the SKP N	l instruction.	
• When	the skip control "EN" is 0, then	n the S	kip Start instruction will not be exec	cuted.	
• When	the skin control "FN" is 1 th	e rano	e between the SKP N and SKPF	N which is so ca	lled the Skir
active	loop area will be skipped, that	at is al	I the instructions in this area will n	ot be executed. T	herefore the
statuse	es of the discrete or registers i	in this	Skip active loop area will be retaine	ed.	
xample					
			1		
	Ladder Diagram		Key Operations	Mnemonic (Codes
					Jules
					Joues
XO	-2			ORG	x 0
	- EN - SKP 1			ORG 2	X 0
) — EN - <mark>SKP 1 Y</mark>	/0	$\begin{array}{c c} \text{ORG} & \textbf{X}^{U} & \textbf{O}^{\bullet}_{\text{OPEM}} & \text{ENT} \\ \hline \text{FUN} & \textbf{2}^{T} & \text{ENT} \\ \hline \textbf{1}^{\bullet} & \text{FNT} \end{array}$	ORG 2 FUN 2	X 0 2
	EN - 2. 	/0	ORG X^{U} Or ENT FUN 2^{\prime} ENT SHOPT ENT ORG X^{U} 1^{c} ENT	ORG 2 FUN 2 N:	X 0 2 1 X 1
	P = EN - SKP 1 Y = Y 	/0	ORG X^{U} OPEN ENT FUN 2' ENT SHORT ENT ORG X^{U} SHORT ENT OUT Y^{L} O' FNT	ORG 2 FUN 2 N: 2 ORG 2	X 0 2 1 X 1 Y 0
X0 X1 X1 X2 X2 T20		′0 ′1	ORG X^{U} OPEN ENT FUN 2' ENT SHORT ENT ORG X^{U} SHORT ENT OUT Y^{L} OPEN ENT ORG X^{U} 2 FIT	ORG 2 FUN 2 N: ORG 2 OUT 2 ORG 2	X 0 2 1 X 1 Y 0 X 2
	$ \begin{array}{c c} $	70 71	ORG X'' OP ENT FUN 2' ENT fun (x)	ORG 2 FUN 2 N: 0 ORG 2 OUT 2 ORG 2 T201 PV:	X 0 2 1 X 1 Y 0 X 2 10
X0 	$ \begin{array}{c c} $	70 71	ORG X^{U} O^{\bullet}_{PPEN} ENT FUN $2'$ ENT SHORT ENT ORG X'' SHORT ENT OUT Y^{\bullet} O^{\bullet}_{PPEN} ENT ORG X'' $2'$ ENT T $2'$ O^{\bullet}_{PPEN} ENT T' $2'$ O^{\bullet}_{PPEN} T'	ORG 2 FUN 2 N: 7 ORG 2 OUT 7 ORG 2 T201 PV:	X 0 2 1 X 1 Y 0 X 2 10
	$ \begin{array}{c c} $	70 71	ORG X^{U} O^{\bullet}_{OPEN} ENT FUN 2^{\bullet} ENT SHORT ENT ORG X^{U} $SHORT$ ENT ORG X^{U} $OPEN$ ENT ORG X^{U} 2^{\bullet} ENT T 2^{\bullet} $OPEN$ $SHORT$ C^{\bullet} SHORT $OPEN$ ENT ORG T 2^{\bullet} $OPEN$ ENT ORG T 2^{\bullet} $OPEN$ ENT ORG T 2^{\bullet} $OPEN$ ENT ORG T 2^{\bullet} $OPEN$ ENT ORG T	ORG 2 FUN 2 N: 7 ORG 2 OUT 7 ORG 2 T201 PV: 7	X 0 2 1 X 1 Y 0 X 2 10 T 201
XC X1 X1 X2 X2 X1 T2C X1 X1 X1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	70 71 72	ORG X^{U} OPEN ENT FUN $2'$ ENT SHORT ENT ORG X^{U} SHORT ENT OUT Y^{L} OPEN ENT ORG X^{U} 2 ENT T $2'$ OPEN SHORT ENT ORG T' 2 OPEN SHORT ENT OUT Y^{L} OPEN ENT ORG T' 2 OPEN SHORT ENT OUT Y^{L} OPEN ENT	ORG 2 FUN 2 FUN 2 ORG 2 OUT 2 ORG 2 T201 PV:	X 0 2 1 X 1 Y 0 X 2 10 T 201 Y 1
x0 + x1 + x2 + T20 + T20 + X1 +	$ \begin{array}{c c} $	70 71	ORG X'' OPEN ENT FUN 2' ENT SHORT ENT ORG X'' SHORT ENT ORG X'' SHORT ENT ORG X'' 2' ENT T' 2' OPEN ENT ORG T'' 2' OPEN SHORT ENT ORG T'' 2' OPEN SHORT ENT ORG T'' 2' OPEN SHORT ENT FUN 3' FNT	ORG 7 FUN 7 ORG 7 OUT 7 ORG 7 ORG 7 ORG 7 OUT 7 ORG 7 OUT 7	X 0 2 1 X 1 Y 0 X 2 10 T 201 Y 1 3
X0 X1 X1 X2 T20 X1 	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	70 71	ORG X^{U} O^{\bullet}_{PPEN} ENT FUN 2' ENT SHORT ENT ORG X^{U} $SHORT$ ENT ORG X^{U} $SHORT$ ENT ORG X^{U} 2' ENT ORG X^{U} 2' ENT T^{V} 2' O^{\bullet}_{PPEN} $SHORT$ C^{\bullet}_{PPEN} SHORT O^{\bullet}_{PPEN} ENT ORG T^{V} 2' O^{\bullet}_{PPEN} $SHORT$ ENT ORG T^{V} 2' O^{\bullet}_{PPEN} $SHORT$ ENT OUT Y^{L} $SHORT$ ENT FUN 3° ENT T_{V}^{\bullet} ENT	ORG 2 FUN 2 ORG 2 OUT 2 ORG 2 T201 PV: 2 ORG 2 OUT 2 FUN 2	X 0 2 1 X 1 Y 0 X 2 10 T 201 Y 1 3
x0 + x1 + x2 + T20 + x1 +	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	′0 ′1 ′2	ORG X'' OPEN ENT FUN 2' ENT SHORT ENT ORG X'' SHORT ENT ORG X'' 2' ENT ORG X'' 2' ENT ORG X'' 2' ENT T' 2' OPEN ENT ORG T' 2' OPEN SHORT ENT	ORG 2 FUN 2 ORG 2 OUT 2 ORG 2 OUT 2 ORG 2 OUT 2 ORG 2 OUT 2 FUN 2 FUN 2 N: 2	X 0 2 1 X 1 Y 0 X 2 10 T 201 Y 1 3 1 X 1
x0 + x1 + x2 + T20 + T20 + X1	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	70 71	ORG X'' OPEN ENT FUN 2' ENT FUN 2' ENT ORG X'' SHORT ENT ORG X'' C ENT ORG X'' C ENT T' 2' OPEN ENT ORG Y'' C ENT OUT Y'' SHORT ENT FUN 3' ENT ORG X''' C ENT ORG X'''' C ENT ORG $X''''''''''''''''''''''''''''''''''''$	ORG 7 FUN 7 ORG 7 OUT 7 ORG 7 OUT 7 ORG 7 OUT 7 FUN 7 FUN 7 ORG 7 OUT 7 FUN 7	X 0 2 1 X 1 Y 0 X 2 10 T 201 Y 1 3 1 X 1 X 1 Y 2



FUN 3 SKPE	SKIP END	FUN 3 SKPE
Symbol	Operand	
	Ladder symbol N: SKIP END Loop number (I can not be used repeatedly. SKPE N	N=0~127) N
Description		
 Every S should 	SKPE N must correspond to a SKP N instruction. They must always be used as a p also make sure that the SKPE N instruction is behind the SKP N instruction.	air and you
 SKPE is other in will be a has new 	nstruction does not require an input control because the instruction itself forms a ne structions can not connect to it. If the SKP N instruction has been executed then the sk completed when the execution of the program reaches the SKPE N instruction. If SKP N rer been executed then the SKPE instruction will do nothing.	twork which ip operation N instruction
Example		
 Please re 	fer to the example and explanations for SKP N instruction.	
Remark : SK the	P/SKPE instructions can be used by nesting or interleaving. The coding rules are the s MC/MCE instructions. Please refer to the section of MC/MCE instructions.	ame as for



FUN 5 P DIFD	DIF	FERENTIAL DOWN		FUN 5 P DIFD
Symbol	Ladder syn - 5	N: a specific of the Differen	<u>Operand</u> coil number where tial Down operatio	the result of n is stored.
	Range Ope- rand D	Y M SM S Y0 M0 M1912 S0 I I I I Y255 M1911 M2001 S999 O O O* O		
Description The D the p stored The fill	DIFD instruction is used to output the ulse signal resulting from the status I to a coil specified by D. unctionality of this instruction can also	e down differentiation of a node stat s change at the falling edge of the o be achieved by using a TD contac	tus (status input to e "TGD" for one s ct.	9 "TGD") and scan time is
Example	The results of the following two sar	nples are exactly the same		
	Ladder Diagram	Key Operations	Mnemonic (Codes
Example	≥ 1 X15P —	$ \begin{array}{c} \hline \\ ORG \\ \hline \\ FUN \\ \hline \\ FUN \\ \hline \\ $	ORG X FUN D: Y	1 5 0
Example	≥ 2 (($\begin{array}{c} ORG^{*} \\ \hline TD \\ \hline SHORT \\ \hline ENT \\ \hline OPEN \\ \hline ENT \\ \hline \end{array}$	ORG TD X OUT Y	1 0
	X1		t : scan time	-



FUN 7 D UDCTR	R R	UP/DOWN COUNTER (16-bit or 32-bit up and down 2-phase Counter)												F	JN 7 D P UDCTR
Symbol															
Ladder symbol Operand															
_C 7D.UDCTR—															
Clock – PLS – CV : CUP – Count-UP (FO0) CV: The number of the Up/Down Counter															
Up/Down	count -	- U/D -	PV :							PV	Prese registe	t value er numl	of the ber	counter o	r it's
Clear co	ounter –	-CLR-													
		L													
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	
	\backslash	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit	1
C ra	Ope- and	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/- numbe	r
	CV		0	0	0	0	0	0		0	•*	•*	0		7
	PV	0	0	0	0	0	0	0	0	0	0	0	0	0	

Description

- When the clear control "CLR" is 1, the counter's CV will be reset to 0 and the counter will not be able to count.
- When the clear control "CLR" is 0, counting will then be allowed. The nature of the instruction is a P instruction. Therefore, when the count-pulse "PLS" is from 0 → 1 (rising edge), the CV will increased by 1(U/D=1) or decreased by 1 (if U/D=0).
- When CV=PV, FO0("Count-Up) will change to 1". If there are more clocks input, the counter will continue counting which cause CV≠PV. Then, FO0 will immediately change to 0. This means the "Count-Up" signal will only be equal to 1 if CV=PV, or else it will be equal to 0 (Care should be taken to this difference from the "Count-Up" signal of the general counter).
- The upper limit of up count value is 32767 (16-bit) or 2147483647 (32-bit). After the upper limit is reached, if another up count clock is received, the counting value will become –32768 or -2147483648 (the lower limit of down count).
- The lower limit of down count value is -32767 (16-bit) or -2147483647 (32-bit). After the lower limit is reached, if another down count clock is received, the counting value will become 32768 or 2147483648 (the upper limit of up count).
- If U/D is fixed as 1, the instruction will become a single-phase up count counter. If U/D is fixed as 0, the instruction will become a single-phase down count counter.



FU	N 8 D P MOV		MOVE FUN 8 (Moves data from S to D) MOV												D P V	
Deso	Move contr	Ladder symbol Operand atrol - EN S: Source register number D: D: D: BP.MOV S: Source register number D: Destination register number The S, N, D may combine with V, Z, P0~P9 to serve indirect addressing ge WX WY WX WY WM WS TMR CTR HR IR OR SR ROR DR K XR													rve	
Desc	Range WX WY WM WS TMR CTR HR IR OR SR ROR DR K XR Ope- I												1 (P			
Exa	ample	Writes	a cons	stant dat	ta into a	a 16-b	oit reg	jister.								
		La	dder D	iagram				ł	Кеу Ор	eration	S		Mne	emonic Co	odes	
	Ladder Diagram Key Operations Mnemonic Codes X0 SP.MOV ORG X 0 FUN P ENT ORG X 0 D: R 0 S: 10 R OPP ENT S: 10 D: R 0 D: R															
					S	6 H	<	Û X0 :	1(= ۶ 1()						

FUI	N 9 D P 10V/		(Inve	rts the o	data of	S and	MOV d mov	∕E IN∖ ves th	′ERSE e resu	∃ It to a	speci	fied d	evice	D)	FUN MC	9 D P DV/
Syr	nbol	1	l	_adder	symbol								Opera	nd		
	Move conti	ntrol - EN S: S: Source register number D: D: D: D: D: Pe WX WY WM WS TMR CTR HR IR OR SR ROR DR K XR VX0 WY0 WM0 WS0 T0 C0 R0 R3840 R3904 R3968 R5000 D0 16/32-bit V, Z I														
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	к	XR	
		WX0	WY0	WM0	WS0	ТО	C0	R0	R3840	R3904	R3968	R5000	D0	16/22 bit	V, Z	
	Ope- I I I I I I I I I I I I I I I I I I I										+/- number	P0~P0				
	S	0	0	0	0	0	0233	0	0	0	0	0	04093	0	0	
	D		0	0	0	0	0	0		0	•*	•*	0		0	
• Exa	ription Inverts register mple	the da ^r D whe	ta of S en the the in	chang move co verted d	es the s ontrol inp ata of a	tatus out "E 16-bit	from N" =1	0 to 1 or froi ster to a	and fro m 0 to anothe	om 1 tc 1(]in r 16-bi	o 0) an Istructi t regist	d movo on). er.	es the	results to	a specit	fied
		La	dder D	iagram				K	ey Ope	eration	s		Mr	nemonic C	odes	
	Ladder Diagram Key Operations Mnemonic Codes X0 9.MOV/ 0° ENT ORG X 0 FUN 9° ENT FUN 9 S: R 0 D: WY 8 Y 8° ENT D: WY 8															
	B15 S R0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 5555H															
			D	WY8	Y23 ↓ 1 0	1 0	1 0	ך X0 = 1 0	1	1 0	1 0	Y8 ↓ 1 0] AAA	ЧH		

FUN 10 TOGG	JN 10 TOGGLE SWITCH OGG (Changes the output status when the rising edge of control input occur)										
Symbol Input trig	Symbol Operand Ladder symbol 0 Input trigger — TGU - TOGG D: the coil number of the toggle										
	Range Ope- rand D	Y M SM S Y0 M0 M1912 S0 I I I I Y255 M1911 M2001 S999 O O O* O									
Description The co 1 (risin	il D changes its status (from 1 to 0 a g edge).	and from 0 to 1) each time the inpu	ıt "TGU" is trigger	ed from 0 to							
Example											
	Ladder Diagram	Key Operations	Mnemonic (Codes							
	X0 10P. 	ORG X O ENT FUN SHORT OPEN ENT Y OPEN ENT	ORG X FUN 10 D: Y	0 0							
	X0 Y0										





FUN 13 D P	MULTIPLICATION											FUN 1	3 D P	
(*)	(Performs m	Performs multiplication of the data specified at Sa and Sb and stores the result in D)												·)
Symbol	Symbol													
Ladder symbol O													erand	
											nd			
Mutiplication c	- D=0 - Product=0(FO0) Sb: Multiplier													
	D : Destir							tination register to store the						
Unsign	/Sign — U/S -	D :		- D<0 — Product is negative results							UITS OT	nav com	plication bine wit	hV7
						(10			F	20~P9	to ser	ve indirec	t addres	sing
Danga			WS		СТР	ЦD	ID	OP	QD	POP	ΠΡ	K	VP	
Range	WX0 WY0	WM0	WS0	TO	C IIX	R0	R3840	R3904	R3968	R5000	DIX D0	16/32-bit	V, Z	
Ope- rand	 WX240 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/- number	P0~P9	
Sa	0 0	0	0	0	0	0	0	0	0	0	0	0	0	
D	0 0 0	0	0	0	0	0	0	0	°*	°*	0	0	0	
							•	•	•	•				
Description														
Perform	ns the multipli	ication of	the dat	a sner	cified a	at Sa :	and St	h and	writes	the re	eulte	to a snec	ified rea	ister
D wher	n the multiplic	ation con	trol inpu	t "EN"	' =1 or	from	0 to 1	(P in:	structi	on). If	the pr	oduct of r	nultiplica	ation
is equa	I to 0 then set	FO0 to 2	l. If the p	produc	ct is a	negati	ive nur	nber,	then s	et FO	1 to 1.			
Example 1	16-bit multi	plication												
	Ladder D	agram			Key Operations						Mnemonic Codes			
					OR	G X		ENT			ORG	х	0	
X0	_ ^{13P.}	(*)	7		FU	1		P^	, ENT	F	UN	13P		
│	← ← EN Sa : R 0 -D=0-										Sa: R 0			
	-U/S-D:	R 2	-D<0 -		R			ן ן				sh: R	1	
							F ENT	ן ן				<u>).</u> B	2	
								J				<i>y</i> . K	2	
								_						
					Sa	F 12	R0 345	Mu	ultiplic	and				
× Sb R1 4567 Multiplier														
	D R3 R2 Product 56379615													

FUN 13 D P

(*)

FUN	13	D	Ρ
,			

(*)



MULTIPLICATION (Performs multiplication of the data specified at Sa and Sb and stores the result in D)

FUN	N 14 D P	DIVISION													FUN	14 D P
	(/)	(Pe	erforms	divisior	of the	data	speci	fied at	Sa an	ld Sb a	and sto	res the	e resul	t in D)	(/)
Syı	Symbol															
Ladder symbol Operand													perand			
	Division control – EN Sa : $D=0$ – Quotient=0 (EQ0) Sa: Dividend															
Division control — EN $\begin{bmatrix} 3a \\ b \end{bmatrix}$ $D=0$ — Quotient=0 (FO0) Sb: Divisor																
D : Destination register to store											re the re	esults				
	Unsign/Sign	- 0/3 -	υ.			. — Di		5 U (FU	1)		of th	ne divi	sion.	- him		
										t	o serve	, D ma e indire	ay con ect ado	dressina	V, Z, P	0~29
		,														
	Range	WX0	WY0	WM0	WS0	TMR T0	CTR C0	R0	IR R3840	0R R3904	5R R3968	R0R R5000	DR D0	K	XR V Z	
	Ope- rand	 WX240	 WY240	 WM1896	 W/S984	 T255	 C255	 R3830	 	 R3967	 R4167	 R8071	 D4095	+/– number	P0~P9	
	Sa	0	0	0	0	0	0200	0	0	0	0	0	0	0	0	
	Sb D	0	0	0	0	0	0	0	0	0	• •	0 0*	0	0	0	
			0	-		~	~	~		-	Ŭ		-			
Desc	ription															
	Dorform	a tha d	livicion	of the												
Performs the division of the data specified at Sa and Sb and writes the quotient and remainder to registers specified by register D when the division control input "EN" =1 or from 0 to 1 (is instruction). If the quotient of																
	specifie	d by reg	gister [D when t	the divi	sion (ed at at a contro	Sa an I inpu	d Sb a t "EN"	and wr =1 or	from 0	to 1 (ient a P inst	nd remain truction). If	the quc	egisters
	specifie division	d by reg is equa	gister [al to 0 t	D when the then set	the divi FO0 to	sion (sion (ed at a contro f the o	Sa an ol inpu divisor	d Sb a t "EN" Sb=0	and wr =1 or then s	from 0 set the	to 1 (error	fient a linst flag F	nd remain truction). If D1 to 1 wit	the que the que	egisters otient of ecuting
	specifie division the instr	d by reg is equa ruction.	gister E al to 0 t	D when the then set	the divi	sion (ed at a contro f the o	Sa an I inpu divisor	d Sb a t "EN" Sb=0	and wr =1 or then s	from 0 set the	to 1 (error	flag F	nd remain truction). If D1 to 1 wit	the quc the quc	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by reę is equa ruction. 16-bit	gister [al to 0 1 t divisio	on the C D when t then set	the divi	sion o	ed at a	Sa an ol inpu divisor	d Sb a t "EN" Sb=0	and wr =1 or then s	from 0 set the	to 1 (error	flag F	nd remain truction). If O1 to 1 wit	the quo	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by reg is equa ruction. 16-bit Lade	gister [al to 0 t t divisio der Dia	on the Contract of the Contrac	the divi	sion (o 1. li	ed at a contro	Sa an Il inpu divisor K	d Sb a t "EN" Sb=0	and wr =1 or then s	from 0 set the	to 1 (error	flag F	nd remain ruction). If D1 to 1 wit	Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by reg is equa ruction. 16-bit Lade	gister [al to 0 t divisio der Dia	on agram	FO0 to	sion (o 1. li	ed at scontro	Sa an Il inpu divisor K	d Sb a t "EN" Sb=0	eratior	from 0 set the	e quoi to 1 (error	flag F	nd remain rruction). If D1 to 1 wit	the quot the quot thout exc Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit	gister [al to 0 t t division der Dia	on the Contract of the Contrac	FO0 to	o 1. I	ed at a contro	Sa an ol inpu divisor K	d Sb a t "EN" Sb=0	eration	from 0 set the	e quoi to 1 (error	itent al inst flag F W ORG	nd remain ruction). If D1 to 1 wit	der to re the quo thout ex Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado	gister [al to 0 f t division der Dia	on the Control of the	FO0 to		ed at scontro	Sa an ol inpu divisor K ORG	d Sb a t "EN" Sb=0	eration	Ites the from 0 set the	e quoi to 1 (error	itent at inst flag F(W ORG FUN	Ind remain Ind remain Inemonic (X 14	der to re the quot chout exc Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lada	gister [al to 0 t division der Dia 14P.1 Sa: Sb:	(/) R 0 R 1	FO0 to		d at scontro	K	d Sb a t "EN" Sb=0	eration	ENT	e quoi to 1 (error	Itent al Inst flag F M ORG FUN	Ind remain Incution). If D1 to 1 wit Inemonic (X 14 Sa: R	der to re the quo chout ex Codes 0	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado — EN -	gister [al to 0 f t division der Dia der Dia Sa: Sb: D :	(/) R 1 R 2	-D=	0- R-	d at scontro	K	d Sb a t "EN" Sb=0	eration	Ites the from 0 set the	e quoi to 1 (error	N ORG	Inemonic C Inemonic C X Sa: R Sb: R	codes 0 1 0 0 1	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado — EN -	gister [al to 0 f t division der Dia der Dia Sa: Sb: D :	(/) ——(/) ——(/) ——(/) ——(/) ——(/) ——(/) ——(/) ——(/) ——(/) ——(/) ——(/) — (/) = (/) =	-D= -ER	0- R-	d at scontro	K	d Sb a t "EN" Sb=0	eration	ENT	e quoi to 1 (error	ORG	Inemonic C Inemonic C X Sa: R Sb: R D: R	Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado	gister [al to 0 f t division der Dia der Dia Sa: Sb: D :	(/) (/) (/) R 0 R 1 R 2	-D= -ER	0- R-	d at scontro	K ORG R R R	d Sb a t "EN" Sb=0	eration	Inters the from 0 set the	e quoi to 1 (error	ORG	Inemonic (A Sa: R Sb: R D: R	Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado — EN -	gister [al to 0 f t division der Dia - Sa: - Sb: - D :	(/) (/) (/) (/) (/) (/) (/) (/) (/) (/)	-D=	0- R-	d at scontro	K	d Sb a t "EN" Sb=0	eration	ENT	e quoi to 1 (error	N ORG	Inemonic C X Sa: R Sb: R D: R	Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado — EN -	gister [al to 0 f t division der Dia der Dia Sb: D :	(/) R 0 R 1 R 2	-D= -ER	0- R-	ed at scontro	K	d Sb a t "EN" Sb=0	eration	ENT Divid	e quoi to 1 (error	N ORG	Inemonic C A Sa: R D: R	Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado — EN -	gister [al to 0 f t division der Dia der Dia Sa: Sb: D :	(/) (/) (/) (/) (/) (/) (/) (/) (/) (/)	-D=	0- R-	ed at scontro	K	d Sb a t "EN" Sb=0	eration eration ention ention ention ention ention ention ention ention ention ention ention	ENT Divid	e quoi to 1 (error	N ORG	Inemonic C A A A A A A A A A A A A A A A A A A A	Codes	egisters otient of ecuting
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Ladu	gister [al to 0 f t division der Dia der Dia Sa: Sb: D :	(/) R 0 R 1 R 2	-D= -ER	0- R-	ed at scontro	Sa an ol inpu divisor Fun R R Sa	d Sb a t "EN" Sb=0	eration eration entire enti	ENT Divid	e quoi to 1 (error end or	N ORG FUN	Ind remain Incution). If D1 to 1 with Inemonic (C X 14 Sa: R Sb: R D: R	Codes	
Exa	specifie division the instr ample 1	d by req is equa ruction. 16-bit Lado — EN -	gister [al to 0 f t division der Dia	(/) R 0 R 1 R 2	÷	0- R-	R3	Sa an ol inpu divisor R R R Sa Sb	d Sb a t "EN" Sb=0	eration eration enti	Divid	e quoi to 1 (error end or	N ORG FUN	Inemonic C X Sa: R Sb: R D: R	Codes	







FUN 17 D	COMPARE (Compares the data of Sa and Sb and outputs the results to function Outputs)												FUN 17 D P CMP			
		Ladder symbol														
Compare control – EN $-$ Sa \cdot $-$ a = b – Sa=Sb (EOO) Sa \cdot The register to be compared																
Compare control - EN Sa : a = b - Sa=Sb (FO0) Sa: The register to be compared Sb : Sb : Sb : Sb :																
Unsign/Sign U/S a > b _							- Sa>Sb (FO1) Sa, Sb may combine with V,							P0~P9 to	1	
	_ a < b _ Sa <sb (fo2)<="" td=""><td></td></sb>															
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR		
	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32 bit	V., Z		
rand	 NX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/-number	P0~P9		
Sa	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Sb	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Example Compares the data of 16-bit register																
	L	auuer	ulayran				r	ey ope		5		ľ				
×0	-EN-	-17.CM Sa: F	P	_a=b			ORG FUN			ent)	C	RG	X 17	0		
		Sb: F	R 1				R		ENT))		011 C	sa√ R	0		
	U/S -			-a>b -										0		
				-a <b< td=""><td>Y0 (</td><td>)</td><td>FO* NOT</td><td></td><td>ENT</td><td></td><td>F</td><td>0</td><td>2</td><td>I</td><td></td></b<>	Y0 ()	FO* NOT		ENT		F	0	2	I		
	L						Lour	Ľ	OPEN (ENT	С	UT	Y	0		
 From the above example, we first assume the data of R0 is 1 and R1 is 2, and then compare the data by executing the CMP instruction. The FO0 and FO1 are set to 0 and FO2 (a<b) 1="" a<b.<="" is="" li="" set="" since="" to=""> </b)>												ta by				
 If you w and the 	ant to n com	have t bine t	he comp he result	bound r	esults, ne rela	such a ys.	as≧、	≦、<>	> etc., p	olease	send =	=、 < aı	nd > resu	lts to relay	y first	
M1919=	=0, wh	nen this	s comma	and in n	ot exe	cuted,	FO0, F	O1, F0	D2 will	remai	n in the	statu	s at last e	execution		
M1919=	=1, wh	nen this	s comma	and in n	ot exe	cuted,	FO0, F	-01, F	O2 are	all cle	ared to	0.				
Control	 MT919=1, when this command in not executed, FOU, FO1, FO2 are all cleared to 0. Control M1919 properly to obtain memory-holding function for functional command output. 															
FUN	18 D P AND		LOGICAL AND FUN 18 E AND													
-----	---	-----------	--------------------------	--------------	-----------	----------	--	-------------	-----------	-----------	-----------	-----------	-----------	------------	----------------------------------	--------
Op	Ladder symbo Operation control – EN Sa : Sb : D : Range WX WY WM WS						O - D=0 — Result is 0 (FO0) Sa: The register to be A Sb: The register to be A D : The register to store The Sa, Sb, D may con serve indirect addressir								It of AND n V, Z, P0 ation	∼P9 to
	Range WX WY WM WS TMR CTR HR IR OR SR ROR DR K									XR]					
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32 bit	V, Z	
	rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/-number	P0~P9	
	Sa	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Sb	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	D		0	0	0	0	0	0		0	•*	•*	0	<u> </u>	0]
Exa	Example Operation of 16-bit logical AND															
-		L		alagram					itey op	cration	15		10		0000	
								ORG	χຶ	O	π		ORG	х	0	
	xo)	_18F	P.AND —				FUN		8°] [P			FUN	18F	c	
	• <u></u> −-	——E	N- Sa	:R () -D=	0 —			0 • F			y	S	a R	0	
				R 1	 >					INT					4	
			2										5		I	
										.IN I]			D	<u>:</u> R	2	
	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$															
					B	15							B0			
					1								_↓			
	D R2 1 0 1 0 1 0 1 0 0 0 1 0 0 1 0 0															

FUN	19 D P OR		LOGICAL OR												FUN 1 O	9 D P R
Ladder symbol Operation control – EN Sa : Sb : D : Range WX WY WM WS						<u>)</u> - D=(D=0 - Result is 0 (FO0) Sa: The register to be ORed Sb: The register to be ORed D : The register to store the res The Sa, Sb, D may combine wi serve indirect addressing								llt of OR h V, Z, P()~P9 to
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR]
	000	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32 bit	V, Z	
	rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/-number	P0~P9	
	Sa	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Sb	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	D		0	0	0	0	0	0		0	•*	° *	0		0	
Exa	The bit in the D is set to 1 if one of the corresponding of Sa or Sb is 1. The bit in the D is set to 0 if both of the corresponding bits of Sa and Sb is 0. Example Operation of 16-bit logical OR															
		La	dder o	diagram					Key op	peration	ns		Ν	Inemonic	code	
) E1	-19. Sa Sb D	OR) -D= 2	=0		ao Ja		() () () () () () () () () ()	ENT		ORG FUN	X 19 Sa: R Sb: R D: R	0 0 1 2	
B15 B0																
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$																
					B1	5							B0			
	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$															





Chapter 7 Advanced Function Instructions

•	Flow Control Instructions I	(FUN22)7-1
•	Arithmetical Operation Instructions	(FUN23 ~ 33)
•	Multiple Linear Conversion	(FUN34)
•	Logical Operation Instructions	(FUN35 ~ 36)
•	Comparison Instructions	(FUN37)
•	Data Movement Instructions I	(FUN40 ~ 50)7-28 ~ 7-38
•	Shifting / Rotating Instructions	(FUN51 ~ 54)7-39 ~ 7-42
•	Code Conversion Instructions	(FUN55 ~ 64)
•	Flow Control Instructions II	(FUN65 ~ 71)
•	I / O Instructions I	(FUN74 ~ 86)7-68 ~ 7-84
•	Cumulative Timer Instructions	(FUN87 ~ 89)7-85 ~ 7-86
•	Watchdog Timer Instructions	(FUN90~91)7-87 ~ 7-88
•	High Speed Counting / Timing	(FUN92 ~ 93)
•	Report Printing Instructions	(FUN94)
•	Report Printing Instructions Slow Up / Slow Down Instructions	(FUN94)
•	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions	(FUN94)
• • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions	(FUN94) $7-91 \sim 7-92$ (FUN95 ~ 98) $7-93 \sim 7-98$ (FUN100 ~ 114) $7-99 \sim 7-117$ (FUN120 ~ 130) $7-118 \sim 7-129$
• • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II	(FUN94) $7-91 \sim 7-92$ (FUN95 ~ 98) $7-93 \sim 7-98$ (FUN100 ~ 114) $7-99 \sim 7-117$ (FUN120 ~ 130) $7-118 \sim 7-129$ (FUN139) $7-130 \sim 7-131$
• • • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II NC Positioning Instructions I	$(FUN94) \dots 7-91 \sim 7-92$ $(FUN95 \sim 98) \dots 7-93 \sim 7-98$ $(FUN100 \sim 114) \dots 7-99 \sim 7-117$ $(FUN120 \sim 130) \dots 7-118 \sim 7-129$ $(FUN139) \dots 7-130 \sim 7-131$ $(FUN140 \sim 143) \dots 7-132 \sim 7-135$
• • • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II NC Positioning Instructions I Enable / Disable Instructions	$(FUN94) \dots 7-91 \sim 7-92$ $(FUN95 \sim 98) \dots 7-93 \sim 7-98$ $(FUN100 \sim 114) \dots 7-99 \sim 7-117$ $(FUN120 \sim 130) \dots 7-118 \sim 7-129$ $(FUN139) \dots 7-130 \sim 7-131$ $(FUN140 \sim 143) \dots 7-132 \sim 7-135$ $(FUN145 \sim 146) \dots 7-136 \sim 7-137$
• • • • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II NC Positioning Instructions I Enable / Disable Instructions NC Positioning Instructions II	$(FUN94) \dots 7-91 \sim 7-92$ $(FUN95 \sim 98) \dots 7-93 \sim 7-98$ $(FUN100 \sim 114) \dots 7-99 \sim 7-117$ $(FUN120 \sim 130) \dots 7-118 \sim 7-129$ $(FUN139) \dots 7-130 \sim 7-131$ $(FUN140 \sim 143) \dots 7-132 \sim 7-135$ $(FUN145 \sim 146) \dots 7-136 \sim 7-137$ $(FUN147 \sim 148) \dots 7-138 \sim 7-139$
• • • • • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II NC Positioning Instructions I Enable / Disable Instructions NC Positioning Instructions II Communication Instructions	$(FUN94) \dots 7-91 \sim 7-92$ $(FUN95 \sim 98) \dots 7-93 \sim 7-98$ $(FUN100 \sim 114) \dots 7-99 \sim 7-117$ $(FUN120 \sim 130) \dots 7-118 \sim 7-129$ $(FUN139) \dots 7-130 \sim 7-131$ $(FUN140 \sim 143) \dots 7-132 \sim 7-135$ $(FUN145 \sim 146) \dots 7-136 \sim 7-137$ $(FUN147 \sim 148) \dots 7-138 \sim 7-139$ $(FUN150 \sim 151) \dots 7-140 \sim 7-141$
• • • • • • • • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II NC Positioning Instructions I Enable / Disable Instructions NC Positioning Instructions II Communication Instructions	$(FUN94) \dots 7-91 \sim 7-92$ $(FUN95 \sim 98) \dots 7-93 \sim 7-98$ $(FUN100 \sim 114) \dots 7-99 \sim 7-117$ $(FUN120 \sim 130) \dots 7-118 \sim 7-129$ $(FUN139) \dots 7-130 \sim 7-131$ $(FUN140 \sim 143) \dots 7-132 \sim 7-135$ $(FUN145 \sim 146) \dots 7-136 \sim 7-137$ $(FUN147 \sim 148) \dots 7-138 \sim 7-139$ $(FUN150 \sim 151) \dots 7-140 \sim 7-141$ $(FUN160 \sim 162) \dots 7-142 \sim 7-147$
• • • • • • • • • • • • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II NC Positioning Instructions I Enable / Disable Instructions NC Positioning Instructions II Communication Instructions Date Movement Instructions II In Line Comparison Instructions	$(FUN94) \dots 7-91 \sim 7-92$ $(FUN95 \sim 98) \dots 7-93 \sim 7-98$ $(FUN100 \sim 114) \dots 7-99 \sim 7-117$ $(FUN120 \sim 130) \dots 7-118 \sim 7-129$ $(FUN139) \dots 7-130 \sim 7-131$ $(FUN140 \sim 143) \dots 7-132 \sim 7-135$ $(FUN145 \sim 146) \dots 7-136 \sim 7-137$ $(FUN147 \sim 148) \dots 7-138 \sim 7-139$ $(FUN150 \sim 151) \dots 7-140 \sim 7-141$ $(FUN160 \sim 162) \dots 7-142 \sim 7-147$ $(FUN170 \sim 175) \dots 7-148 \sim 7-153$
• • • • • • • • • • • • • • •	Report Printing Instructions Slow Up / Slow Down Instructions Table Instructions Matrix Instructions I / O Instructions II NC Positioning Instructions I Enable / Disable Instructions NC Positioning Instructions II Communication Instructions Date Movement Instructions II In Line Comparison Instructions Other Instructions	$(FUN94) \dots 7-91 \sim 7-92$ $(FUN95 \sim 98) \dots 7-93 \sim 7-98$ $(FUN100 \sim 114) \dots 7-99 \sim 7-117$ $(FUN120 \sim 130) \dots 7-118 \sim 7-129$ $(FUN139) \dots 7-130 \sim 7-131$ $(FUN140 \sim 143) \dots 7-132 \sim 7-135$ $(FUN145 \sim 146) \dots 7-136 \sim 7-137$ $(FUN147 \sim 148) \dots 7-138 \sim 7-139$ $(FUN150 \sim 151) \dots 7-140 \sim 7-141$ $(FUN160 \sim 162) \dots 7-142 \sim 7-147$ $(FUN170 \sim 175) \dots 7-154 \sim 7-155$

Flow Control Instruction I



FUN 23 P DIV48	48-BIT DIVISION										
Operation contro Unsign/Sigr	— Quot — Divis	ient = (or = 0)	Sa: Sb: D: Sa, add	Starting Starting result Sb, ca ressing.	nd the division ~P9 for index					
	Range	HR	OR	SR	ROR	DR	XR				
		R0	R3904	R3968	R5000	D0	V, Z				
	Ope- rand	 R3839	 R3967	 R4167	 R8071	 D4095	P0~P9				
	Sa	0	0	0	0	0	0				
	Sb	0	0	0	0	0	0				
	D	0	0	•*	° *	0	0				

- When operation control "EN"=1 or changes from 0→1 (instruction), will perform the 48 bits division operation. Dividend and divisor are each formed by three consecutive registers starting by Sa and Sb respectively. If the result is zero, 'D=0' output will be set to 1. If divisor is zero then the 'ERR' will be set to 1 and the resultant register will keep unchanged.
- All operands involved in this function are all 48 bits, so Sa, Sb and D are all comprised by 3 consecutive registers.

Example: 48-bit division

In this example dividend formed by register R2, R1, R0 will be divided by divisor formed by register R5, R4, R3. The quotient will store in R8, R7, and R6.







FUN 26 D P SQRT		SQUARE ROOT FUN 26 SQRT													
Operation control -	Deperation control – EN 26DP.SQRT ERR – S range error S : Source register to be taken square root D : ERR – S range error S, D may combine with V, Z, P0~P9 to serve indirect address application														
Bang			10/11/1	1//9	TMD	СТР	Цр	ID	OP	СD	POP		K	VP	1
Range	WX0	WY0	WMO	WS0	TO		R0	R3840	R3904	83968	R5000	DR D0	r.		
Ope-													16/32-bi	t V, Z	
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095		P0~P9	•
S	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
D		0	0	0	0	0	0		0	•*	•*	0		0	l
×0 ∳	X0 S: 2147483647 D: R 0 ERR- • The instruction at left calculates the square root of the constant 2147483647, and stores the result in R0.														
			S		К		2	<u>14748:</u> ↓X0 :	3647 =]				
			D	R	1 R0			4634	0]				
							R1			R0	-				
$\sqrt{2147483647} = 46340.95$ 1 rounding off															











FUN32		CON	IVERTI	NG TH	IE RA	W VALUE OF 4 ~ 20MA ANALOG INPUT	FUN32				
ADCNV						(ADCNV) ADCNV					
Operation C 14/12 - Bit Sele	ontrol _	<u> </u> - EN - - F/T - [adder 2 ADC PI : S : N :	symbo NV	<u>l</u> e pola	 PI: 0, the polarity setting of analog input module position rity setting of analog input module is at bipolar position S: Starting address of source registers N : Quantity of conversion (In Word) D: Starting address of destination registers S, N, D may associate with V, Z, P0~P9 index registers 	is at unipolar gister to serve				
Range	HR	IR	ROR	DR	K	the indirect addressing application.					
One-	R0	R3840	R5000	D0							
rand	ا R3839	R3903	R8071	D4095							
PI					0~1						
S	0		0	0							
N	0	0	0	0	1~64						
D	0		•*	0							

- When the analog input is one of 2 ~ 10mA/ 4 ~ 20mA/1 ~ 5V/2 ~ 10V, the analog input module is the solution to get the value of this kind of signal, but the input span of the analog input module is 0 ~ 10mA/0 ~ 5V (Setting at 5V, Unipolar) or 0 ~ 20mA/0 ~ 10V(Setting at 10V, Unipolar), however there will exist the offset of the raw reading value; this instruction is applied to eliminate the offset and convert the raw reading value into the range of 0 ~ 4095(12-bit) or 0 ~ 16383(14-bit), it is more convenient for following operation.
- When execution control "EN"=1, it will execute the conversion starting from S, length by N, and then store the results into the D registers.
- When the input "F/T" =0, it assigns the 12-bit analog input module; while "F/T" =1, it assigns the 14-bit operation.
- This instruction will not act if invalid length of N.
- The reading value of the analog input must be in -2048~2047 or -8192~8191 format that the conversion will have the correct correspondence. Otherwise, if the reading value is in 0~4095 or 0~16383 format that the conversion will have the wrong correspondence.

FUN32 ADCNV	CONVERTING TH	CONVERTING THE RAW VALUE OF 4 ~ 20MA ANALOG INPUT (ADCNV)										
M0 → EN M1 → F/T	-32.ADCNV P1 : 0 S : R3840 N : 6 D : R500											
Description:	When M0 is ON and M1 is 0 the offset of 4 ~ 20mA raw re will be stored into R500 ~ R50 S	DFF, it will perf eading value wi 05.	orm 6 points of conversic Il be eliminated, and the	on starting from R3 corresponding val	840, where ue 0~4095							
	R3840 R3841 R3842 R3842 R3843 R3843 R3844 R3844 R3845 - 2048 - 2048 - 2048 - 2048 - 2048 - 2048 - 2048 - 2048	L⇒ N. it will perform	R500 R501 R502 R502 R503 R504 R505 0 0 0 0 0 0 0 0 0 0 0 0 0	(4 mA) (12 mA) (20 mA) (0 mA) (0 mA) (0 mA)	, where the							
5	offset of 4~20mA raw reading tored into R500~R505.	value will be e	liminated, and the corresp	oonding value 0~16	3383 will be							
	S R3840 - 4916 R3841 1637 R3842 8191 R3843 - 8192 R3844 - 8192 R3845 - 8192	⇒	D R500 0 R501 8191 R502 16383 R503 0 R504 0 R505 0	(4 mA) (12 mA) (20 mA) (0 mA) (0 mA) (0 mA)								

FUN33 P LCNV		Linear Conv (LCN)	/ersion /)		FUN33 P LCNV							
Operation cont	DI - EN - 33P.LCNV Md : Md : Ts : D L :	bol Md: S : Ts: D : L :	Operation Starting a Starting ad Starting a Quantity o	n mode, 0 ~ 3 ddress of the source data ddress of the parameter table for ddress to store the result f conversion entry, 1 ~ 64	rconversion							
		Range HR IR R Qperand R0 R3840 R4 I I I R R3839 R3903 R4 Md Image Image Image Ts Image Image Image D Image Image Image L Image Image Image	OR DR 5000 D0 I I 9071 D3999 I I I	К 0~3 1~64								
 When the an or for p For provide the provident the provide the providet t	 When the analog input module being used for the analog measurement, the raw reading value of the analog input can be converted into the engineering range through this instruction for display or for proceeding control operation. For process measurement calibration, making the linear conversion for the engineering process unrichly which the measurement when form the DLOM engineering to be the the measurement of the measure											
variabl standa ● When	 variable, which the measurement value from the PLC's can be corrected by the value from the standard meter's through this instruction. When execution control "EN"=1or from 0→1(I instruction), this instruction will perform the linear 											
conver source addres	sion operation accord data, Ts is the stat s to store the convert	ding to the mode se ting address of the ed result, and L is th	election, convers e quantity	where S is the starting add sion parameter table, D is y of conversion entry.	tress of the the starting							
There	are two expressions to	o meet the suitable a	pplicatior	n:								
Expression	1 : Two points calibra	ation method										
Fill the measur standar formula	conversion paramete ement(VMH), and th d(VSH); the converted shown below:	er table with the lo e corresponding lo l result(Dn) will be g	w value ow value enerated	of measurement(VML), high of standard (VSL), high from the source data(Sn) th	n value of value of nrough the							
A = (VsL - V	′sн / VмL - Vмн)×100	00		Standard								
B = VSL - (V	ml×A / 10000)		Dr ≜	Uncalibrated								
Dn = (Sn×A	/ 10000)+B			Gridanbrated								
– The range Vм∟,Vмн, -32768 ~	e of operands Vs∟,Vs⊦ Sn and Dn_are betwe 32767	l, en		VSH	Linear conversion							
- For analo VML=Minr VMH=Max VSL=Minr VSH=Max	g input scaling, where num of analog input imum of analog input num of engineering ra imum of engineering r	nge	Vs	И И И МL	> Sn							
			I									

FUN33 P LCNV	Linear Conv (LCN)	version √)	FUN33 P LCNV
Expression Fill the cor The conve below:	2 : Multiplicator + Offset method oversion parameter table with the values of rted result(Dn) will be generated from th	fmultiplier(A), divisor(B) and offset(C) ne source data(Sn) through the form	; iula shown
Dn =[(S	n×A) / B] + C	Dn ♠	
The ran A = 1 - B = 1 - C = -32 Sn = 0 Dn = -32	ge of each operand as below: - 65535 - 65535 768 ~ 32767 - 65535 - 75567 - 7556 - 75567 - 75567 -	Curve of Curve	scaling or linear onversion

Description of operation mode :

- 1. When Md = 0, the linear conversion works by expression 1, and all source data share the same parameters VML, VMH, VSL and VSH for conversion.
- 2. When Md = 1, the linear conversion works by expression 1, and each source data has the independent corresponding parameters VML, VMH, VSL, VSH for conversion; if there are N entries of source data, the conversion parameter table should have N groups of VML, VMH, VSL, VSH for working, there are N×4 registers in the conversion parameter table.
- 3. When Md = 2, the linear conversion works by expression 2, and all source data share the same parameters A, B and C for conversion.
- 4. When Md = 3, the linear conversion works by expression 2, and each source data has the independent corresponding parameters A, B, C for conversion; if there are N entries of source data, the conversion parameter table should have N groups of A, B, C for working, there are N×3 registers in the conversion parameter table.







FUN33 P LCNV				FUN33 P LCNV			
Example pro	aram 4 : Mode	3 of linear conv	version				
	0						
N000 M0		<i>k</i> 0		10	EN-	33.LCNV	
						S : R100 Ts: R1000	
						D: R2000 L: 4	
Description :	When M0 = 1	, it will perform	the mode 3 (operation o	of linear conv	version, where R100 is	s the starting
	address of the	e source data, R	1000 is the s	starting ad	dress of the	table of the conversion	n parameters
	A、B、C, the	quantity is 4, a	nd R2000~	R2003 w	Ill store the	converted results.	
			-				
			ls	_			
		R1000	5000				
		R1001	16380				
		R1002	10000				
		R1004	16383	_			
		R1005	0				
		R1006	2200				
		R1007	16380				
		R1008	-200				
		R1009	1600	_			
		R1010	16383				
		R1011	-100				
		S			D		
	R100	8192	R	2000	2501		
	R101	16383	⇒ R	.2001 🦯	10000		
	R102	8190	R	2002	900		
	R103	0	R	2003	-100		

FUN34 P MLC				FUN34 <mark>P</mark> MLC							
Execution Control Selection	EN — X/Y—	- 34P. MLC Rs: Starting address of the source data Rs: SI: SI: SI: SI: Y Tx: Tx: Starting address of X table Ty: Ty: Starting address to Store the result D: UR UR POR									
			Operand Rs SI Tx Ty TI D	HR R0 I R38339 0 0 0 0 0 0 0 0 0 0 0 0 0	IR R3840 I R3903 O	ROR R5000 0 0 0 0 0 0 0	DR D0 D39999 0 0 0 0 0 0 0 0 0	К 1~64 2~255			
 When the an or for p 	the anal alog inp proceedi	log input r ut can be ng control	nodule bein converted l operation.	g use into th	d for ne en	the a ginee	analo ering	g meas range	surement, the r through this in	aw read struction	ing value of for display

- For process measurement calibration, making the linear conversion for the engineering process variable, which the measurement value from the PLC's can be corrected by the value from the standard meter's through this instruction.
- When execution control "EN"=1or from 0→1(instruction), this instruction will perform the multiple linear conversion operation according to the selection of X/Y input; where Rs is the starting address of the source data, SI is the quantity of source data for conversion, Tx is the starting address of X conversion parameter table, Ty is the starting address of Y conversion parameter table, D is the starting address to store the converted result.
- When executing and selection X/Y=0, it will compare the source data with the entities of Tx table to find the corresponding location in Tx table (The entities in Tx table must be in ascending sequence), and then calculate the linear conversion according to the located section of Tx and Ty table;

When executing and selection X/Y=1, it will compare the source data with the entities of Ty table to find the corresponding location in Ty table (The entities in Ty table can either be in ascending or descending sequence), and then calculate the linear conversion according to the located section of Ty and Tx table.

- When the source data is out of all entities of table, OVR=1.
- It wouldn't execute this instruction if illegal SI or TI.

FUN34 P	Multiple Linear Conversion						
MLC	(MLC)						
Expression:							

. The entities of Tx conversion parameter table must be in ascending sequence to have correct linear conversion; the entities of Ty conversion parameter table can either be in ascending or descending sequence. When executing this instruction, it will search the located section by comparing entities of the table with source data, and then calculate the linear conversion according to the following expression:

$$Vy = (Vx - Tx_n) \times (Ty_n+1 - Ty_n / Tx_n+1 - Tx_n) + Ty_n \text{ if } X/Y=0$$
$$Vx = (Vy - Ty_n) \times (Tx_n+1 - Tx_n / Ty_n+1 - Ty_n) + Tx_n \text{ if } X/Y=1$$

.Value of Vy, Vx, Tx_n, Tx_n+1, Ty_n, Ty_n+1 must be -32768 ~ 32767











Logical Operation Instructions

FUN 35 XO	5 D P R					Ε>	KCLU	SIVE	OR						FUN	1 35 D P XOR
Opera	tion control		Lado 35DI Sa Sb D	ler sym P.XOR	<u>bol</u> - I)=0 —	Resu	lt as 0		Sa : S Sb : S D : Re Sa, Sl serve	ource gister b, D n indirec	data a data b storing nay co ct addr	a for ex for ex g XOR ombine ress ap	clusive clusive results with \ oplicatio	or oper or oper /, Z, Pi	ration ration 0~P9 to
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	к	XR	1
		WX0	WY0	WM0	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	D0	16/32bit	V _N Z	
	Ope-													+/-		
		WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	number	P0~P9	-
	Sh	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
	D		0	0	0	0	0	0	0	0	0*	0*	0	0	0	-
•	 When operation control "EN" = 1 or changes from 0 to 1 (instruction), will perform the logical XOR (exclusive or) operation of data Sa and Sb. The operation of this function is to compare the corresponding bits of Sa and Sb (B0~B15 or B0~B31), and if bits at the same position have different status, then set the corresponding bit within D as 1, otherwise as 0. After the operation, if all the bits in D are all 0, then set the 0 flag "D = 0" to 1. 															
			S S	a R0 b R1		D 1 1 1 1 0	1 1 0 1 1 0	0 1 1 1 ↓ X 1 0	$ \begin{array}{c cccccccccccccccccccccccccccccccc$	1 1 0 1 1 0	0 1 0 0	1 0 1 1 0 1	0 1 0			

Logical Operation Instructions

FUN 3 XI	36 D 🖻 NR					E	XCLL	ISIVE	NOR						FUN 3 XI	6 D P NR
Opera	tion control		Ladd 36D Sb : D :	er syml	<u>- D</u>	=0—	Result	as 0	S SI D Sa in	a : Dat o : Data : Regi a, Sb, I direct	a a for a b for ster sto D may addres	XNR c XNR c oring X combi is appl	operation peration NR reaction ne with ication	on on sults n V, Z, P	0~P9 to	serve
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
		WX0	WY0	WM0	WS0	то	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit	V, Z	
	Ope-	WX240	 WY240	WM1806	WS084	 1255	C255	 	 	 R3067	 R4167	 R8071	 D4005	± number	P0~P9	
	Sa	0	0	0	0	0	0200	0	0	0	0	0	04095	0	0	
	Sb	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	D		0	0	0	0	0	0		0	0*	0*	0		0	
•	When o (inclusiv bits of S within D	peration e or) op a and s as 1. If	n contr peration Sb (B0 not the	ol "EN" n of data ~B15 or en set it	= 1 or a Sa an r B1~B3 to 0.	d Sb. 31), ar	The ond if the other the o	operati he bit l	to 1 (on of t has the	ihis fur e same	nction i e value	s to co	ompare set th	e the cor e corres	ogical X respono ponding	ling J bit
•	When o (inclusiv bits of S within D After the	peration e or) op a and s as 1. If operat	n contr peration Sb (B0 not the ion, if t	ol "EN" n of data ~B15 or en set it he bits i 36P.XNF Sa : R Sb : R D : R	= 1 or a Sa an r B1~B3 to 0. n D are	chan d Sb. 31), ar all 0, - D=0-	then s	et the	to 1 (on of t has the 0 flag ' Che ins of the F n the R	"D=0" [™] this fur "D=0" [™] structio R0 and 2 regis	to 1. notion i e value to 1.	ft mak	es a lo	ogical XN	ogical X respond ponding IR oper is are s	ling j bit ation cored

Comparison Instructions



Data Movement Instructions I

FUN B	40 D TRD						BIT	REA	D						FUN 40 BIT	D D P RD
Opera	tion control	— EN -	Ladder symbol S : Source data to be read 40DP.BITRD N : The bit number of the S data to S : OBT — Output bit N : ERR — N value error									6 data to Z, P0~Pร า	be read o 9 to serve	out.		
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	к	XR	1
	l l lange	WX0	WY0	WM0	WS0	ТО	C0	R0	R3840	R3904	R3968	R5000	D0	40/00 1	· V 7	
	Ope-													16/32-bi +/- numbe	er Do Do	
	S	WX240	WY240	WM1896	wS984	0	C255	R3839	R3903	R3967	R4167	R8071	D4095	0	P0~P9	-
	N	0	0	0	0	0	0	0	0	0	0	0	0	0~31	0	-
				_						-			<u> </u>			J
•	 When read control "EN" = 0, the output "OTB" can be selected to keep at the last state (if M1919=0) or set to zero (if M1919=1). When the operand is 16 bit, the effective range for N is 0~15. For 32 bit operand (instruction) it is 0~31. N beyond this range will set the N value error flag "ERR" to 1, and do not carry out this instruction. X0 + 40P.BITRD + 0TB +															
				S W	x / <u>x0</u> N = 7	(15	0 0	1 1 YC		<7 10 10	0 1) X0 =	<u>م =</u>	X0 0 1			

Data Movement Instructions I

FUN 41 D P BITWR	BIT WRITE	FUN 41 D P BITWR
Write control Write bit	Ladder symbol D : Register for bit write - EN 41DP.BITWR - ERR - N value error N : The bit number of the D register written. - EN - ERR - N value error N : The bit number of the D register written. - INB - INB - INB	er to be P9 to serve
Ope- rand D N	WX WY WM WS TMR CTR HR IR OR SR ROR DR K WX0 WY0 WM0 WS0 T0 C0 R0 R3840 R3904 R3968 R5000 D0 0 <th>XR) V, Z 31 P0~P9 0</th>	XR) V, Z 31 P0~P9 0
 When we bit of report of the second se	rite control "EN" = 1 or changes from 0 to 1 (\square instruction), will write the write bit (INB) gister D. The operand is 16 bit, the effective range of N is 0~15. For 32 bit (\square instruction) operand this range, will set the N value error flag "ERR" to 1, and do not carry out this instruction $ \underbrace{41P.BITWR}_{D: R 0} = ERR-$ $ \underbrace{41P.BITWR}_{N: 3} = ERR-$ $ \underbrace{41P.BITWR}_{N: 3} = ERR-$ $\underbrace{1NB - N: 3}_{N: 3} = ERR-$ $\underbrace{1NB - N: 3}_{N: 3} = ERR-$	into the Nth it is 0~31. N f the write bit
	$X1 \boxed{1}$ $N = 3$ $D \boxed{R0}$ $B15$ $B15$ $B3$ $B15$ $B15$ $B3$ $B15$ $B1$	



Data Movement Instructions I


FUN 44 D P BYMV						BY	ГЕ МС	DVE						FUN 44 BYM	- D ₽ 1∨
Move control—	EN -	Ladder symbol S : Source data to be moved 44DP.BYMV Ns : Assign Ns byte within S as source byte S : ERR – N value error Ns : D : Destination register to be moved Nd : Nd : VX WY WX WY WX WY Mathematical Structure S : Source data to be moved Ns : Assign Ns byte within S as source byte D : Destination register to be moved Nd : Nd : VX WY WM WS TMR CTR HR IR OR SR ROR DR K XR												target	
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	к	XR	1
l l l l l l l l l l l l l l l l l l l	WX0	WY0	WM0	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	D0	10/00 1.11	V Z	
Ope-		1	1	1	1	1	1	I	1	1	1	1	16/32-bit +/- number		
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	,	P0~P9	-
S Ns	0	0	0	0	0	0	0	0	0	0	0	0	0~3	0	
D		0	0	0	0	0	0	0	0	o*	o*	0	0.45	0	
Nd	0	0	0	0	0	0	0	0	0	0	0	0	0~3	0	
When the range is instruction	ive eig ne ope 5 0~3. on.	Int bits rand is Beyon EN-S Ns D No B15	Form a b 16 bit, 1 id this r iDP.BYM : R C s: 2 : R 2 d: 1	vte, so the effe ange, v	B0~B ective will se	7 form range t the	 byte C of Ns of Ns of	e instr hin S e with	uction (32 bit in D (3 in D r	at lef regist at lef at lef at lef	t move t move ter cor registe uncha	ins (D ins , and es the nposed r comp nged.	third byte third byte d of R1R0 posed of R	perand, rry out t (B16~E), to the (3R2). Of	the this (23) first ther
s	R1 R0		Byte	:3		0 1 1 B	1 0 ýte2	1 1		Byt	e1		Byte	0	
	N	s = 2—										① X0	<i>م</i> =		
□ □	N <u>R3 R2</u>	d = 1	Byte	3		B	yte2		10	Byte	e1 1 0 1	1	Byte	0)] D

FUN 45 D P XCHG					EXC	CHAN	NGE						FUN 45 D P XCHG
Exchange cont	L rol — EN - D D	Ladder symbol Da : Register a to be exchanged 45DP.XCHG Db : Register b to be exchanged Da : Da, Db may combine with V, Z, P0~P9 to s address application											serve indirect
	Range Ope- rand Da Db	WY WY0 WY240 O	WM WM0 WM1896	WS WS0 WS984 	TMR T0 1 T255 0 0	CTR C0 C255 0	HR R0 R3839 0	OR R3904 R3967 	SR R3968 R4167 0*	ROR R5000 R8071 *	DR D0 D4095 0	XR V, Z P0~P9 O	
● When e of regist X(●	xchange cont er Da and reg D = 45 EN - Da DI	rol "EN jister D iP.XCH a : R o : R	" = 1 or ł b in 16 b IG	nas a ti its or 3	ransiti 2 bits	on frc (∎ir ● Th 16	om 0 te nstruc e instr -bit R(o 1(tion)fo uction) and 1	instru prmat. a at le R1 reg	uction eft exc gisters), will e change	exchanges	s the contents ntents of the
		Da Db	R0 R1	15 000 111	0 0 1 1 П	0 0 1 1	0 0 1 1	0011	0 0 1 1	00	B0 0 0 1 1		
		Da Db	R0 R1	15 1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	1 1 0 0	B0 1 1 0 0]	



FUN 47 UNIT	7 P		NIBBLE UNITE FUN 47 DUNIT													
Unite coni	trol — El	Ladder symbol S : Starting source register to be united 47P.UNIT N : Number of nibbles to be united S : ERF N value error N : D : D : ERF N value error D : ERF N value error														
	Rang	e WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR]
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	1	V, Z	
	ope-	WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095		P0~P9	
	S	0	0	0	0	0	0	0	0	0	0	0	0		0	
	N	0	0	0	0	0	0	0	0	0	• •	• •*	0	0	0	
	D		0	0	0	0	0	0		0	0	0	0		0]
Nil the for ● Th be "E	bbles n e lowes rm nibb nis instru involve RR" to	ot yet fi t bit in 1 e 1, etc uction o ed. The 1, and d	lled in I the regi .). nly prov refore t to not c o not c S : R N : 3 D : W	D (when ster, B0 rides Wo he effec arry out IIT 0 Y 0	N is o , each ORD (1 ctive rar this inst	dd) a succe 6 bit) nge o tructic	re fille essive opera f N is on. ●	ed with four t and. B s 1~4. The ir R1 a regist	n 0. (A bits forn ecause Beyon nstructi nd R2, ær.	nibble m a nil e of this d this on at lo	is cor bble, s s, there range, eft take fills the	nprised o B0~ e are u will s es out l em into	d by 4 B3 forr Isually et the NB0 fro	bits. n nik only N va om 3 ~NB	Startii oble 0, 4 nibb alue er regista 2 with	ng from B4~B7 eles can eror flag ers, R0, in WY0
													NB3		N =	3 1 NB0
											Dγ	V Y 0	0000	010	0 0 0 1	0001
										0-1-11		Y1	5 ^	\uparrow	1	· Y0
			B15 B12	2811 R8	B7 B4	1 B3	B∪			Selin	e not u	mea r	ND as (י 		
٢	S	R0				00	01 H									
N = 3	S+1	R1				00	10 —									
	5+2	R2				01	00				⇒					
			NB3	NB2	NB1	- ` NB				X0	, = ,>					

<form></form>	FUN 4 DIS	8 P T					NIB	BLE	DISTI	RIBUT	E					FU	N 48 <mark>P</mark> DIST
$ \frac{\text{Range}}{\text{WX}} \frac{\text{WX}}{\text{WY}} \frac{\text{WM}}{\text{WN}} \frac{\text{WS}}{\text{WN}} \frac{\text{TMR}}{\text{VT}} \frac{\text{CTR}}{\text{R}} \frac{\text{HR}}{\text{R}} \frac{\text{R}}{\text{R}} \frac{\text{R}} \frac{\text{R}}{\text{R}} \frac{\text{R}}{\text{R}} \frac{\text{R}}{\text{R}} $	Distributio	stribution control - EN -48P.DIST - S :															
$ \frac{x_{1}}{y_{2}} \frac{y_{1}}{y_{2}} \frac{y_{1}}{y_{2}} \frac{y_{1}}{y_{2}} \frac{y_{1}}{y_{1}} \frac{y_{1}}{y_{1}} \frac{y_{1}}{y_{2}} \frac{y_{1}}{y_$		Range	WX			WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	ĸ	XR	I
$\frac{p_{\text{prind}}}{N} \frac{w_{\text{V240}}}{w_{\text{V240}}} \frac{w_{\text{V240}}}{w_{\text{V240}}} \frac{w_{\text{V240}}}{w_{\text{V240}}} \frac{w_{\text{V384}}}{w_{\text{V384}}} \frac{1255}{1255} \frac{c_{\text{Z55}}}{c_{\text{Z55}}} \frac{r_{\text{R389}}}{r_{\text{R389}}} \frac{r_{\text{R367}}}{r_{\text{R4167}}} \frac{r_{\text{R4167}}}{r_{\text{R071}}} \frac{1}{10 \text{ doss}} \frac{1}{n_{\text{mimber}}} \frac{P_0 - P_0}{P_0}}{p_0}$ $\frac{N}{D} = 0 \text{ dost} \frac{1}{0 \text{ dost}} \frac{1}{n_{\text{cons}}} \frac{1}{n_{c$		Range	WX0	WY0	WM0	WS0	TO		R0	R3840	R3904	R3968	R5000	DR D0	16-bit	V, Z	
$\frac{ \operatorname{rand} \ W 2240 \ W 240 \ W $		Ope-													+/-		
$\frac{1}{10} \frac{1}{10} \frac$		rand \	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	number	P0~P9	
$\frac{1}{10 \text{ c}} + \frac{1}{10 \text{ c}} + \frac{1}$		S N	0	0	0	0	0	0	0	0	0	0	0	0	0 1~4	0	
• When distribution control "EN" = 1 or has a transition from 0 to 1(\square instruction), will take N successive nibbles starting from the lowest nibble NB0 within S, and distribute them in ascending order into the 0 nibbles of N registers starting from D. The nibbles other than NB0 in each of the registers within D are all set to zero. (A nibble is comprised by 4 bits. Starting from nibble 1, etc) • This instruction only provides WORD (16 bit) operand. Therefore there are usually only 4 nibbles can be involved, so the effective value of N is 1~4. Beyond this range, will set the N value error flag "ERR" to 1, and do not carry out this instruction. • The instruction at left writes NB0-NB2 from the WX0 register into the NB0 of the 3 consecutive registers R0-R2. • The instruction to $0 \times 0 = 0 \times 10 = 0 \times 10^{-1}$ form $0 \times 10^{$		D		0	0	0	0	0	0		0	•*	•*	0		0	
NB3 NB2 NB1 NB0 $NB3 NB2 NB1 NB0$ $NB3 NB2 NB1 NB0$ $NB3 NB2 NB1 NB0$ $D+1$ $NB3 NB2 NB1 NB0$ $D+2$ $NB1 ~ NB3 are all set a "0"$	ir d	x0 ×0 ×0 ×0 ×0	so the effective so the effective so the effective set of the set	ffective is instru 48P.DIS S : W N : 3 D : R	value of uction. ST Y 0 0	F N is 1	I~4. E	3eyor	 The regis R0~ 	instru ster in R2.	, will s ction to the	et the at left e NB0	N valu writes of th	ie erro s NBO ne 3	or flag "E 0~NB2 1 consect	RR" to rom the utive re	1, and e WX0 gisters
	S	s wxo	X15	X11	N=:	3	X0					B1	NB3 5	NB2	2 NB	I NB	0

FUN49 P BUNIT		BYTE UNITE FUN49 BUNIT									
Execution contro	Ladder sy 49P.BUNI S : N : D :	rmbol T	S : Star N : Num D : Reg S, N, D r serve the	ting ac iber of isters t nay as indire	Idress of so bytes to be to store the ssociate wi ct addressi	ource register to be e united united data th V、Z、P0~P9 ir ng application	united dex register to				
		Range Ope- rand S N D	HR ROR R0 R5000 I I R3839 R8071 O O O O O O O O O O	DR D0 I D4095 0	K 1~256						
 When ensurements Starting This inst When construct byte construction 	xecution control "EN"= from S, length by N, an ruction will not act if inv ommunicating with inten nbination for following v	at or changes ad then store th valid range of le elligent periphe word data proc	from 0→1 re results into ength. ral in binary o æssing.	instru D regi data fo	uction, it wi isters. prmat, this i	Il perform the byte nstruction may be	combination applied to do				
Example :	M2 4	19P.BUNIT S : R 1500 N : R 999 D : R 2500									
Description: \ as It i	When M2 changes fror signed by R999, and t is supposed R999=10, S High Byte	n 0→1, it will p hen store the re the results of c Low Byte	perform the b esults into reg combination w	yte con gisters ⁄ill stor	mbination s starting fro e into R250 High Byte	starting from R1500 m R2500. 00 ~ R2504. D Low Byte	, the length is				
	R1500 Don't care Don't care R1502 Don't care R1503 Don't care R1504 Don't care Don't care R1505 Don't care R1506 Don't care R1507 Don't care R1507 Don't care R1508 Don't care Don't care Don't care	Byte-0 Byte-1 Byte-2 Byte-3 Byte-3 Byte-4 Byte-5 Byte-6 Byte-6 Byte-7 Byte-8 Byte-9	R250 R250 R250 R250 R250	0 11 12 13 14	Byte-0 Byte-2 Byte-4 Byte-6 Byte-8	Byte-1 Byte-3 Byte-5 Byte-7 Byte-9					

FUN50 P

BDIST

FUN50 P BDIST



- S: Starting address of source register to be distributed
- N: Number of bytes to be distributed
- D: Registers to store the distributed data
- S, N, D may associate with V、Z、P0~P9 index register to serve the indirect addressing application.

Range	HR	ROR	DR	K
Que	R0	R5000	D0	
rand	 R3839	 R8071	 D4095	
S	0	0	0	
N	0	0	0	1~256
D	0	•*	0	

BYTE DISTRIBUTE

- When execution control "EN" =1 or changes from 0→1 (p instruction), it will perform the byte distribution starting from S, length by N, and then store the results into D registers.
- This instruction will not act if invalid range of length.
- When communicating with intelligent peripheral in binary data format, this instruction may be applied to do byte distribution for data transmission.

Example:



Description: When M2 changes from 0→1, it will perform the byte distribution starting from R1000, the length is assigned by R999, and then store the results into registers starting from R1500.

It is supposed R999=9, the results of distribution will store into R1500 ~ R1508.

ę	S
High Byte	Low Byte
Byte-0	Byte-1
Byte e	Byter
Byte-2	Byte-3
Byte-4	Byte-5
Byte-6	Byte-7
Byte-8	Don't care
	High Byte-0 Byte-2 Byte-4 Byte-6 Byte-8

	E)
	High Byte	Low Byte
R1500	00	Byte-0
R1501	00	Byte-1
R1502	00	Byte-2
R1503	00	Byte-3
R 1504	00	Byte-4
R 1505	00	Byte-5
R 1500	00	Byte-6
R1507	00	Byte-7
R 1508	00	Byte-8

FUN S	JN 51 🖸 📮 SHIFT LEFT FUN 51 🖻 🖻 SHIFL											1 D P -L				
Shi	Ladder symbol D: Register to be shifted Shift control - EN 51DP.SHFL D: OTB - Shift-out bit N: Number of bits to be shifted N, D may combine with V, Z, P0~P9 to serve indirect address application Shift in bit - INB ERR - N value error															
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR]
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	1 1	V, Z	1
	rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	or 16 32	P0~P9	
	D		0	0	0	0	0	0		0	•*	•*	0		0	_
	N	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
•	If the ope Beyond the second the	ne left vill be : shift-c erand i nis ran Ef	$\int_{1}^{5} \frac{51P.S}{N} = \frac{51P.S}{N}$	t, the efformation of the set the N	e bits t-in bit ective value - OTB- ERR_	range error f	of N flag "E	is 1~ ERR" to sho	er). Ar atus of 16. Fo o 1, an e instr vards	ter the shift-of shift-of ruction d do n ruction the lef low.	its (D ot carr at le t by 4	instru y out t	or B31 or B31 uction) his inst ts the essive	operand operand truction. data in bits. Th	Inted left, truction) I, it is 1~ register e results	32. R0 are
			Y0	B15 - 0 0) 1 1 *	0(0 1 Ţ	R0 0 1	1 1 o	1 0	00	B0 0 ←				
			Y0 1 *	B15) 1 0	1	1 1	R0 1 0	0 0	0 1	1 1 Δ Δ	B0 1 △	INB			





FUN 54 D P ROTR		ROTATE RIGHT FUN 54 🖸 🖬 ROTR													
Rotate contro	I —	Ladder symbol D: Register to be rotated 54DP.ROTR OTB - Rotate-out-bit D: OTB - Rotate-out-bit N: Number of bits to be rotated D, N may combine with V, Z, P0~P9 to serve indirect address application WX WY													
Rang	e WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
Ope-	WX0	WY0 I	WM0	WS0	Т0 	C0	R0	R3840	R3904	R3968	R5000	D0	1 1 or	V, Z	
rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	16 3	2 P0~P9	
N	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
B14→B1 the same If the op Beyond t	3,, I e time, th erand is his rang 0 ↓EN	$31 \rightarrow B($ 10° state 16° bi 16° bi 1	D, B0→B us of the r t, the effor set the N ROTR R 0 8 	15. In a rotated	i 32-bi out B(ange error fl Y (t instru) bits v of N i: ag "EF	iction, vill app s 1~1€ RR" to ● 1 t s	B31≕ bear at 5. For 1, and The ins oward shown	B30, I the ro 32 bit do no structions the r below	330→ tate-o s (D t carry on at l right 8	B29, , ut bit " instrue out th eft rota succe	B1→E OTB". nis inst ates da	30, B0- operanc ruction. ata from bits. Th	∙B31). At d, it is 1~3 n R0 regist e results a	2. er re
			B15 → 1 1 B15 1 0 *) 1 0	00	00 0×	R0 $(0 = p)$ $R0$ $1 1$			E 70 Y0 E 70 Y0	30 0 1 30 0 1 *				



FUN55 D P B→G	BINARY-CODE TO GRAY-CODE CONVERSION	FUN55 D P B→G									
Example 2: V	Example 2: When M0 =1, it will perform the 32-bit code conversion										
	M0 \downarrow \models EN $\begin{bmatrix} 55DP.B \rightarrow G \\ S : R0 \\ D : R100 \end{bmatrix}$ \models Converting the 32-bit Binary-code in DR0 Gray-code, and then storing the result in) into o DR100.									
DR0 = 0011	0111001001000010111100010100B → DR100 = 00101100101101100011100	010011110B									



FUN56 D P G→B	GRAY-CODE TO F	BINAF	Y-CODE (CONVERSION	FUN56 D P G→B
Example 2: V	Vhen M0 =1, it will perform the 32-bit o	code c	onversion		
+	M0 EN - 56DP.G → B S : D0 D : D100		[·] Convertir and then	ng the 32-bit Gray-code in DD0 storing the result into DD100.	into Binary-code,
DD0 = 00110	0111001001000010111100010100B	→	DD100 =	00100101110001111100101	000011000B

JN 57 P DECOD						D	ECOD	θE						FUN 5 DECC	
Decode control –						R — Ra	ange err	or	 S : Source data register to be decoded (16 bits) N_S : Starting bits to be decoded within S N_L : Length of decoded value (1~8 bits) D : Starting register storing decoded result 						
		N D	:						 Calling register etailing decease recard (2~256 points = 1~16 words) S, Ns, NL, D may combine with V, Z, P0~P to serve indirect address application 						
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
One	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit	V、Z	
rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/- number	P0~P9	
S	0	0	0	0	0	0	0	0	0	0	0	0		0	
Ns	0	0	0	0	0	0	0	0	0	0	0	0	0~15	0	
NL D	0	0	0	0	0	0	0	0	0	• •	• • *	0	2~256	0	
This inst 0. The b the deco When de BN _s +NL- to zero This inst	ruction, it numb de valu ecode d 1 from t	will se per to b ue, BN _s control S. And	et a single be set to is the sta "EN" = 1 with this	e bit am 1 is spe arting bi l or has value t 6 bit or	ong th ecified it of th s a tra o loca	ne tota I by th le dec insitio ate the	al of 2 ^{NI} ne valu- code va n from e bit po	discre e comp lue, an 0 to 1 sition a	te poin orised b d BN _s + (P ins and set	ts (D) t by BNs N _L ₋1 is structio D acco	o 1 and ~ BN _s + the end n), will ordingly	d the o N∟-1 of d value take o /, and s	thers bit a S (which) . ut the va set all the	are set to n is calle ue BN _s other b	
of Ns is (result D the value this instru- lf the en- S+1 can	$D \sim 15$, a is $2^{1 \sim 8}$ e of N _S uction. d bit vant	and the points or N _L is alue ex	N_{L} lengti = 2~256 s beyond cceeds th range of s	h of the points the ab e B15 o specific	deco = 1~1 ove ra of S, t	de va 6 wor ange, v then v of ope	lue is li ds (if 1 will set will exte erand (i	mited t 6 point the rar end tov e. If S i	o 1~8 k s are n nge-erro ward B is of D	oits. Th not suffi or flag 0 of S type re	erefore cient, "ERR" + 1. He gister t	the will word to 1, a owever	idth of the is still oc nd do not if this oc	e decode cupied). carry o curs the e D3072	
If violate	this, th	en this	instructio	on only	takae	Out th	an hita		ortina k	hit RNs	to ite h	inhoot			



Because N_L=5,the width of D is 2^5 = 32 point = 2 word. That is, D is formed by R3R2, and the decoded value is 01001=9, therefore B9 (the 10th point) within D is set to 1, and all other points are 0.

FUN 58 P ENCOD						El	NCOD	E						FUN 58 P ENCOD
Ladder symbol S : Starting register to be encoded Encode control - EN 58P.ENCOD S : D=0 - All is 0 High/Low priority - H/L Ns : Ns : ERR - Range error N L : D : D : S, Ns, NL, D may combine with V, Z, P0~P9 to serve indirect address application													g start s (2~256) results ~P9 to	
Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
Ope- rand	WX0 WX240	WY0 WY240	WM0 WM1896	WS0 WS984	T0 T255	C0 C255	R0 R3839	R3840 R3903	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	16-bit +/- number	V、Z P0~P9
S	0	0	0	0	0	0	0	0	0	0	0	0		0
$N_{\rm s}$ \circ												0~15	0	
N_L \circ \circ \circ \circ \circ \circ \circ \circ										0	0	0	2~256	0
D		0	0	0	0	0	0		0	° *	° *	0		0

When encode control "EN" = 1 or has a transition from 0 to 1 (☐ instruction), will starting from the points specified by Ns within S, take out towards the left (high position direction) N_L number of successive bits BN_S ~ BN_S+N_{L-1} (BN_S is called the encoding start point, and its relative bit number is b0;BN_S+N_{L-1} is called the encoding end point, and its relative bit number is BN_L-1). From left to right do higher priority (when H/L=1) encoding or from right to left do lower priority (when H/L=0) encoding (i.e. seek the first bit with the value of 1, and the relative bit number of this point will be stored into the low byte (B0~B7) of encoded resultant register D, and the high byte of D will be filled with 0.



- As shown in the diagram above, for high priority encoding, the bit first to find is b_H (with a value of 12), and for low priority encoding, the bit first to find b_L (with a value of 4). Among the N_L discrete points there must be at least one bit with value of 1. If all bits are 0, will not to carry out this instruction, and the all zero flag "D=0" will set to 1.
- Because S is a 16-bit register, Ns can be 0~15, and is used to assign a point of B0~B15 within S as the encoding start point (b0). The value of N_L can be 2~256, and it is used to identify the encoding end point, i.e. it assigns N_L successive single points starting from the start point (b0) towards the left (high position direction) as the encoding zone (i.e. b0~bN_{L-1}). If the value of Ns or NL exceeds the above value, then do not carry out this instruction, and set the range-error flag "ERR" as 1.



FUN 59 ₽ →7SG

7-SEGMENT CONVERSION



N : The nibble number within S for conversion

D : Register storing 7-segment result

S, N, D may combine with V, Z,P0~P9 to serve indirect address application

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	16-bit	V、Z
Ope- rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/- number	P0~P9
S	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Ν	0	0	0	0	0	0	0	0	0	0	0	0	0~3	0
D		0	0	0	0	0	0		0	•*	•*	0		0

- When conversion control "EN" = 1 or has a transition from 0 to 1 (instruction), will convert N+1 number of nibbles (A nibble is comprised by 4 successive bits, so B0~B3 of S form nibble 0, B4~B7 form nibble 1, etc...)within S to 7-segment code, and store the code into a low byte of D (High bytes does not change). The 7 segment within D are put in sequence, with "a" segment placed at B6, "b" segment at B5, ,"g" segment at B0. B7 is not used and is fixed as 0. For details please refer the "7-segment code and display pattern table".
- Because this instruction is limited to 16 bits, and S only has 4 nibbles (NB0~NB3), the effective range of N is 0~3. Beyond this range, will set the N value flag error "ERR" to 1, and does not carry out this instruction.
- Care should be taken on total nibbles to be converted is N+1. N=0 means one digit to convert, N=1 means two digits to convert etc...
- When using the FATEK 7-segment expansion module(FBs-7SGxx) and the FUN84 (7SEG) handy instruction for mixing decoding and non-decoding application, FUN59 and FUN84 can be combined to simplify the program design.



FUN 59 ₽ →7SG

7-SEGMENT CONVERSION

FUN 59 P

→7SG

Nibble da	ata of S	Zaagmant			I	Low by	/te of E)			Diaplay
Hexadecimal number	Binary number	display format	B7 ●	B6 a	B5 b	B4 c	B3 d	B2 e	B1 f	B0 g	pattern
0	0000		0	1	1	1	1	1	1	0	
1	0001		0	0	1	1	0	0	0	0	Û
2	0010		0	1	1	0	1	1	0	1	
3	0011		0	1	1	1	1	0	0	1	
4	0100		0	0	1	1	0	0	1	1	Ч
5	0101		0	1	0	1	1	0	1	1	5
6	0110		0	1	0	1	1	1	1	1	6
7	0111	B3 ()	0	1	1	1	0	0	1	0	
8	1000		0	1	1	1	1	1	1	1	
9	1001		0	1	1	1	1	0	1	1	
A	1010		0	1	1	1	0	1	1	1	Ħ
В	1011		0	0	0	1	1	1	1	1	
С	1100		0	1	0	0	1	1	1	0	
D	1101		0	0	1	1	1	1	0	1	
E	1110		0	1	0	0	1	1	1	1	E
F	1111		0	1	0	0	0	1	1	1	F
		7-segr	ment o	displa	y patte	ern tal	ble		-		



X0 = P

Alphabet

ABCDEF

R0

R1

R2

42 (B)

44 (D)

46 (F)

41 (A)

43 (C)

45 (E)



- When conversion control "EN" = 1 or has a transition from 0 to 1 (P instruction), will convert the hour: minute: second data of S~S+2 into an equivalent value in seconds and store it into the 32-bit register formed by combining D and D+1. If the result = 0, then set the "D = 0" flag as 1.
- Among the FBs-PLC instructions, the hour: minute: second time related instructions (FUN61 and 62) use 3 words of register to store the time data, as shown in the diagram below. The first word is the second register, the second word is the minute register, and finally the third word is the hour register, and in the 16 bits of each register, only B14~B0 are used to represent the time value. While bit B15 is used to express whether the time values are positive or negative. When B15 is 0, it represents a positive time value, and when B15 is 1 it represents a negative time value. The B14~B0 time value is represented in binary, and when the time value is negative, B14~B0 is represented with the 2's complement. The number of seconds that results from this operation is the result of summation of seconds from the three registers representing hours: minutes: seconds.



The B15 of each registers is used to represent the sign of each time value

- Besides FUN61 or 62 instruction which treat hour: minute: second registers as an integral data, other instructions treat it as individual registers.
- The example program at below converts the hour: minute: second data formed by R20~R22 into their equivalent value in seconds then stored in the 32-bit register formed by R50~R51. The results are shown below.





- As shown in the diagram above, after convert to hour : minute : second value, the minute : second value can only be in the range of -59 to 59, and the hour number can be in the range of -32768 to 32767 hours. Because of this, the maximum limit of D is -32768 hours, -59 minutes, -59 seconds to 32767 hours, 59 minutes, 59 seconds, the corresponding second value of S which is in the range of -117968399 to 117964799 seconds. If the S value exceeds this range, this instruction cannot be carried out, and will set the over range flag "OVR" to 1. If S = 0 then result is 0 flag "D = 0" will be set to 1.
- The program in the diagram below is an example of this instruction. Please note that the content of the registers are denoted by hexadecimal, and on the right is its equivalent value in decimal notation.



FUN 63 ₽ →HEX

CONVERSION OF ASCII CODE TO HEXADECIMAL VALUE

FUN 63 P

→HEX



- S : Starting source register.
- N : Number of ASCII codes to be converted to hexadecimal values.
- D : The starting register that stores the result (hexadecimal value).

S, N, D, can associate with V, Z, P0~P9 to do the indirect addressing application.

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16-bit	V、Z
ope- rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+number	P0~P9
S	0	0	0	0	0	0	0	0	0	0	0	0		0
N	0	0	0	0	0	0	0	0	0	0	0	0	1~511	0
D		0	0	0	0	0	0		0	•*	•*	0		0

- When conversion control "EN" =1 or changes from 0→1(instruction), it will convert the N successive hexadecimal ASCII character('0'~'9','A'~'F') convey by 16 bit registers (Low Byte is effective) into hexadecimal value, and store the result into the register starting with D. Every 4 ASCII code is stored in one register. The nibbles of register, which does not involve in the conversion of ASCII code will remain unchanged.
- The conversion will not be performed when N is 0 or greater than 511.
- When there is ASCII error (neither 30H ~ 39H nor 41H ~ 46H), the output "ERR" is ON.
- The main purpose of this instruction is to convert the hexadecimal ASCII character ('0'~'9','A'~'F'), which is received by communication port1 or communication port2 from the external ASCII peripherals, to the hexadecimal values that the CPU can process directly.



FUN 64 ₽ →ASCII

CONVERSION OF HEXADECIMAL VALUE TO ASCII CODE

FUN 64 ₽ →ASCII



- S : Starting source register
- N : Number of hexadecimal digit to be converted to ASCII code.
- D : The starting register storing result.
- S, N, D, can associate with V, Z, P0~P9 to do the indirect addressing application.

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR
	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16-bit	V, Z
Ope- rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	ا R4167	 R8071	 D4095	+ number	P0~P9
S	0	0	0	0	0	0	0	0	0	0	0	0		0
N	0	0	0	0	0	0	0	0	0	0	0	0	1~511	0
D		0	0	0	0	0	0		0	•*	•*	0		0

- When conversion control "EN" =1 or changes from 0→1(p instruction), will convert the N successive nibbles of hexadecimal value in registers start from S into ASCII code, and store the result to low byte (high byte remain unchanged) of the registers which start from D.
- The conversion will not be performed when the value of N is 0 or greater than 511.
- The main purpose of this instruction is to convert the numerical value data, which PLC has processed, to ASCII code and transmit to ASCII peripherals by communication port1 or communication port 4.



END		PROGRAM	END		END
	<u>L</u>	adder symbol			I
End cor	ntrol — EN -		No operand		
When en program program program	d control "EN" flow will imme s after the ENI s after the END	= 1, this instruction is activated. U ediately returns to the starting p D instruction will not be execute instruction will continue to be exec placed more than one point within	pon executing the END in bint (0000M) to restart th d. When "EN" = 0, this cuted as the END instruct	struction ie next s instruction ion is no	and "EN" = 1, the scan – i.e. all the on is ignored, and t exist.
the end p	point of program	n execution. It is especially useful	for debugging and for test	ing.	IN CONTOR
lt's not n when rea	ecessary to pu ach the end of r	t any END instructions in the ma nain program.	n program, CPU will auto	omatic re	estart to start poin
	0000M	Program 1		• • •	Program 1
y Program €	X0=1	X0 EN	END	ORG END	X0
y Program execution	X0=1 X0=0 X1=1	X0 EN- Program 2	END	ORG END •	X0 Program 2
Program execution	X0=1 X0=0 X1=1	X0 — EN- Program 2 X1 — EN-	END	ORG END • • • • ORG END	X0 Program 2 X1
Program execution	X0=1 X0=0 X1=1 X1=0	X0 — EN- Program 2 X1 — EN- Program 3	END	ORG END ORG END	X0 Program 2 X1 Program 3
Program execution	X0=1 X0=0 X1=1 X1=0	X0 	END	ORG END ORG END	X0 Program 2 X1 Program 3



- This instruction is used to make a tag on certain address within a program, to provide a target address for execution of JUMP, CALL instruction and interrupt service. It also can be used for document purpose to improve the readability and interpretability of the program.
- This instruction serves only as the program address marking to provide the control of procedure flow or for remark. The instruction itself will not perform any actions; whether the program contains this instruction or not, the result of program execution will not be influenced by this instruction.
- The label name can be formed by any 1~6 alphanumeric characters and can't be duplicate in the same program. The following label names are reserved for interrupt function usage. These "reserved words", can't be used for normal program labels.

Reserved words	Description
X0+I ~ X15+I (INT0 ~ INT15)	labels for external input (X0~X15) interrupt
X0–I ~ X15–I (INT0– ~ INT15–)	service routine.
HSC0I ~ HSC7I	labels for high speed counter HSC0~HSC7 interrupt service routine.
1MSI (1MS) 、2MSI (2MS) , 3MSI (3MS) , 4MSI (4MS) , 5MSI (5MS) , 10MSI (10MS) , 50MSI (50MS) , 100MSI (100MS)	Labels for 8 kinds of internal timer interrupt service routine.
HSTAI (ATMRI) , HST0I~HST3I	Label for High speed fixed timer interrupt service routine.
PSO0I ~ PSO3I	Labels for the pulse output command finished interrupt service routine.

Only the interrupt service routine can use the label names listed on above table, if mistaken on using the reserved label on the normal subroutine can cause the CPU fail or unpredictable operation.

The label of following diagram illustration served only as program remarks (it is not treated as a label for call or jump target). For the application of labeling in jump control, please refer to JMP instruction for explanation. As to the labeling serves as subroutine names, please refer to CALL instruction for details.







program area. However, the calling of interrupt service program is triggered off by the signaling of hardware to make the CPU perform the corresponding interrupt service program (which we called as the calling of the interrupt service program). The interrupt service program can also call subroutine or interrupted by other interrupts with higher priority. Since it is also a subroutine (which occupied one level), it can only call or interrupted by 4 levels of subroutine or interrupt service program. Please refer to RTI instruction for explanation.



- This instruction is used to represent the end of a subroutine. Therefore it can only appear within the subroutine area. Its input side has no control signal, so there is no way to serially connect any contacts. This instruction is self sustain, and is directly connected to the power line.
- When PLC encounter this instruction, it means that the execution of a subroutine is finished. Therefore it will return to the address immediately after the CALL instruction, which were previously executed and will continue to execute the program.
- If this instruction encounters any of the three flow control instructions MC, SKP, or JMP, then this instruction
 may not be executed (it will be regarded as not exist). If the above instructions are used in the subroutine
 and causing the subroutine not to execute the RTS instruction, then PLC will halt the operation and set the
 M1933(flow error flag) to 1. Therefore, no matter what the flow is going, it must always ensure that any
 subroutine must be able to execute a matched RTS instruction.
- For the usage of the RTS instruction please refer to instructions for the CALL instruction.



- The function of this instruction is similar to RTS. Nevertheless, RTS is used to end the execution of sub program, and RTI is used to end the execution of interrupt service program. Please refer to the explanation of RTS instruction.
- A RTI instruction can be shared by more than one interrupt service program. The usage is the same as the sharing of an RTS by many subroutines. Please refer to the explanation of CALL instruction.
- The difference between interrupts and call is that the sub program name (LBL) of a call is defined by user, and the label name and its call instruction are included in the main program or other sub program. Therefore, when PLC performs the CALL instruction and the input "EN"=1 or changes from 0→1 (instruction), the PLC will call (execute) this sub program. For the execution of interrupt service program, it is directly used with hardware signals to interrupt CPU to pause the other less important works, and then to perform the interrupt service program corresponding to the hardware signal (we call it the calling of interrupt service program). In comparing to the call instruction that need to be scanned to execute, the interrupt is a more real time in response to the event of the outside world. In addition, the interrupt service program correspond to the various interrupts offered by PLC (check FUN65 explanation for details). For example, the reserved word X0+1 is assigned to the interrupt is occurred at input point X0; as long as the sub program contains the label of X0+1, when input point X0 interrupt is occurred (X0: *P*), the PLC will pause the other lower priority program and jump to the subroutine address which labeled as X0+1 to execute the program immediately.
- If there is a interrupt occurred while CPU is handling the higher priority (such as hardware high speed counter interrupt) or same priority interrupt program (please refer to Chapter 10 for priority levels), the PLC will not execute the interrupt program for this interrupt until all the higher priority programs were finished.
- If the RTI instruction cannot be reached and performed in the interrupt service routine, may cause a serious CPU shut down. Consequently, no matter how you control the flow of program, it must be assured that the RTI instruction will be executed in any interrupt service program.
- For the detailed explanation and example for the usage of interrupts, please refer to Chapter 9 for explanation.

FUN 70 FOR		FOR													FUN 70 FOR
Ladder symbol															
+	FOR N N: Number of times of loop execution													ר	
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	1
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	1	1
O ra	Ope- rand WX240 WY240 WM1896 WS984 T255 C255 R3839 R3903 R3967 R4167 R8071 D4095 1											 16383	l .		
N 0 0 0 0 0 0 0 0 0 0 0 0 0													0		

- This instruction has no input control, is connected directly to the power line, and cannot be in series with any conditions.
- The programs within the FOR and NEXT instructions form a program loop (the start of the loop program is the next instruction after FOR, and the last is the instruction before NEXT). When PLC executes the FOR instruction, it first records the N value after that instruction (loop execution number), then for N times successively execution from start to last of the programs in the loop. Then it jumps out of the loop, and continues executes the instruction immediately after the NEXT instruction.
- The loop can have a nested structure, i.e. the loop includes other loops, like an onion. 1 loop is called a level, and there can be a maximum of 5 levels. The FOR and NEXT instructions must be used in pairs. The first FOR instruction and the last NEXT instruction are the outermost (first) level of a nested loop. The second FOR instruction and the second last NEXT instruction are the second level, the last FOR instruction and the first NEXT instruction form the loop's innermost level.



- In the example in the diagram at left, loop ① will be executed 4 ×3 ×2 = 24 times, loop ② will be executed 3 ×2 = 6 times, and loop ③ will be executed 2 times.
- If there is a FOR instruction and no corresponding NEXT instruction, or the FOR and NEXT instructions in the nested loop have not been used in pairs, or the sequence of FOR and NEXT has been misplaced, then a syntax error will be generated and this program may not be executed.
- In the loop, the JMP instruction may be used to jump out of the loop. However, care must be taken that once the loop has been entered (and executed to the FOR instruction), no matter how the program flow jumps, it must be able to reach the NEXT instruction before reaching the END instruction or the bottom of the program. Otherwise FBs-PLC will halt the operation and show an error message.
- The effective range of N is 1~16383 times. Beyond this range FBs-PLC will treat it as 1. Care should be taken , if the amount of N is too large and the loop program is too big, a WDT may occur.




- For normal PLC scan cycle, the CPU gets the entire input signals before the program is executed, and then perform the executing of program based on the fresh input signals. After finished the program execution the CPU will update all the output signals according to the result of program execution. Only after the complete scan has been finished will all the output results be transferred all at once to the output. Thus for the input event to output responses, there will be a delay of at least 1 scan time (maximum of 2 scan time). With this instruction, the input signals or output signals specified by this instruction can be immediately refresh to get the faster input to output response without the limitation imposed by the scan method.
- When refresh control "EN" = 1 or has a transition from 1 to 0(\square instruction), then the status of N input points or output points (D~D+N-1) will be refreshed.
- The I/O points for FBs-PLC's immediate I/O are only limited to I/O points on the main unit. The table below shows permissible I/O numbers for 20, 32, 40 and 60 point main units:

Main-unit type Permissible numbers	10 points	14 points	20 points	24 points	32 points	40 points	60 points
Input signals	X0~X5	X0~X7	X0~X11	X0~X13	X0~X19	X0~X23	X0 ~ X35
Output signals	Y0~Y3	Y0 ~ Y5	Y0 ~ Y7	Y0 ~ Y9	Y0~Y11	Y0~Y15	Y0 ~ Y23

- If the intended refresh I/O signals of this instruction is beyond the range of I/O points specified on above table then PLC will be unable to operate and the M1931 error flag will be set to 1. (for example, if in a program, D=X11, N=10, which means X11 to X20 are to be immediately retrieved. Supposing the main unit is FBs-32MA, then its biggest input point is X19, and clearly X20 has already exceeded the main unit's input point number so under such case M1931 error flag will be set to 1).
- With this instruction, PLC can immediately refresh input/output signals. However, the delay of the hardware or the software filter impose on the I/O signals still exist. Please pay attention on this.

FUN 76 D TKEY		DECIMAL- KEY INPUT Ladder symbol IN : Key input point 76D.TKEY D : register storing key-in nume													FUN 7 TKE	76 D EY
Input control	Ladder symbol IN : Key input point ntrol - EN 76D.TKEY Image KPR - Key in action N: Key input point D: Image KL: Mage X Y X0 Y0 M0 S0 WY0 WM0 WS0 TO C0 R0 R3904 R3904 R3904 R3904 R304 R3004 R304 R3004 R304 R3004 R304 R3904 R304 R3904															
Range	X	X Y M S WY WM WS TMR CTR HR OR SR ROR DR XR]	
One-	X0	X Y WI WI WS INIR CIR HR OR SR ROR DR X0 Y0 M0 S0 WY0 WM0 WS0 T0 C0 R0 R3904 R3968 R5000 D0												V, Z		
rand	X240	L I I I I I I I I I I I I I I I I I I I												P0~P9	-	
D	0	2240 Y240 M1896 S984 WY240 WM1896 WS984 1255 C255 R3839 R3967 R4167 R8071 D4095 P0~P9 •														
KL	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													j		
 When 10 inpunumbe wait ur "ON" ir (high d registe digits r registe digits r registe numbe points corresp while unchar other k any inp will set the sal one is the fun When i 	input c input c at poin r into I atil the aput poin r into I atil the aput poin r can s nay be r, new r of the startir ponding the co aged e ey is d out poin to 1. 0 me tim the on ction w	ontrol ers int ontrol ts star D regis input p int, an older th tore up store key-i e D re mg fro g coil s orrespo ven if lepress of coll s orrespo ven if lepress of coll s only one e. If n ly one ith 16-	"EN" = "EN" = rting fr ster wh coint h nd shift nan low p to 4 ed. Wh n nun gister. onding the co sed th epress one of nore th taken -bit op	the key registe = 1, th rom IN nile the as relit in the w digit digits, len the nber V The I will g from key prrespo en it v sed (O INO~II nan of len the nbar of len the sed (O INO~II nan of len the sed (O INO) (I) (I) (I) (I) (I) (I) (I) (I) (I) (I	is instru- is instru- is instru- l and p e key w eased, e new n) . For and for e key n vill kick key-in s be re- KL. Th is dep onding vill retur N), then N9 key ne is p w is a s s instru	action w ified by uction w ut the of rere dep then mo umber i the 16-b the 32- umbers a out th tatus of recorded ese coil pressed key is ru n to zer n the ke can be ressed, schemal	(ON) D. ill monicorresporessed pressed pressed prito perabit operabit opera	of the of the onding . It wi he nex egiste and, E rand & the E st key) input he 10 et to 1 remain d. Unt ong as g KPF sed a he firs ram of	ese inp ese inp ese g ll t t t t t t t t t t t t t t t t t	Key- IN0 ~	-in IN9 d out _e	International of the second se	In the second se	Code))	(9) (9) (4) (9) (9) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1

 When input control "EN" = 0, this instruction will not be executed. KPR output and KL coil status will be 0. However, the numerical values of D register will remain unchanged.



The instruction at left represents the input point X0 with the number "0", X1 is represented by 1, ..., M0 records the action of X0, M1 records the action of X1 ..., and the input numerical values are stored in the R0 register.



FUN 77 D HKEY						HEX	-KEY II	NPUT	-						FUN HK	77 D EY
Execution contro	ol — EN	Lac 77[- IN 01 D KL WF	dder s D.HKE : : : :	ymb Y	<u>ol</u> - Nł - Fł	〈P — Nu 〈P — Fur	mber ke	y pres: y pres	s P s V [N : Sta DT: Sta D : Re (L : Sta VR: W D may ndirect	arting o arting o key sc gister arting r orking combi t addre	of digit of digit an (4 µ to stor relay fo regist ne witt essing	al inpu al outp points) re key- pr key s er, it ca er, it ca applica	t for ke out for in num status an't rej 2、P0- ation	ey scar multipl nbers peat in ~P9 to s	exing use serve
Rang	e X	Y	M	S	WY	WM	WS	TMR	CTR	HR	OR	SR	ROR	DR	XR	
	X0	Y0	M0	S0	WY0	WM0	WS0	Т0	C0	R0	R3904	R3968	R5000	D0	V, Z	
Ope- rand	 X240	I I I I I I I I I I I I I I X240 Y240 M1896 S984 WY240 WM1896 WS984 T255 C255 R3839 R3967 R4167 R8071 I									 D4095	P0~P9				
IN	0	0														
OT		0														
D													•*	0	0	
KL		0	0	0												

- The numeric (0~9) key function of this instruction is similar as for the TKEY instruction. The hardware connection for TKEY and HKEY is different. For TKEY instruction each key have one input point to connect, while HKEY use 4 input points and 4 output points to form a 4x4 multiplex 16 key input. 4×4 means that there can be 16 input keys, so in addition to the 10 numeric keys, the other 6 keys can be used as function keys (just like the usual discrete input). The actions of the numeric keys and the function keys are independent and have no effect on each other.
- When execution control "EN" = 1, this instruction will scan the numeric keys and function keys in the matrix formed by the 4 input points starting from IN and the 4 output points starting from OT. For the function of the numeric keys and "NKP" output please refer to the TKEY instruction. The function keys maintain the key-in status of the A~F keys in the last 6 relays specified by KL (the first 10 store the key-in status of the numeric keys). If any one of the A~F keys is depressed, FKP (FO1) will set to 1. The OT output points for this instruction must be transistor outputs.
- The biggest number for a 16-bit operand is 4 digits (9999), and for 32-bit operand is 8 digits (99999999). However, there are only 6 function keys (A~F), no matter whether it is a 16-bit or 32-bit operand.





• The output points must be transistor outputs.



In this example, when X10 is 1, then the numeric value of the thumb wheel switch (5678 in this example) will be read out and stored into the R0 register.

The bits (8,4,2,1) with same digit should be connect together and series with a diode (as shown in diagram below).





FUN 79 D 7SGDL				7-9	SEGMI	ENT (OUTF	PUT W	'ITH L	АТСН				FL 7	IN 79 D SGDL
Execution control	— E	La 75 0 of N W	adder : 9D.7S(5 : T : ¹ latch I : R :	symbol GDL	- dn -	- Outpi	ut com	blete	S : OT WR S m indi	Regis displa : Starti : Work ay con rect ad	ter stor ayed ng nun N : Sp king reç nbine w dressir	ing the nber of pecify s gister, i <i>v</i> ith V, ng appl	data (l scanni ignal o t can't ı Z、P0 ication	BCD) to ing outpu utput an repeat in P~P9 to s	be ut d polarity use serve
Range	Y	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR
, vange	Y0	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16 hit	V, Z
Ope- rand Y	 WM1896	 WS984	 T255	 C255	 R3839	R3903	 R3967	 R4167	 R8071	 D4095	number	P0~P9			
S			0	0	0	0	0	0	0	0	0	0	0	0	0
OT	0														
N														0~3	

- When input control "EN" = 1, the 4 nibbles of the S register, from digit 0 to digit 3, are sequentially sent out to the 4 output points, OT0~OT3. While output the digit data, the latch signal of that digit (OT4 corresponds to digit 0, OT5 corresponds to digit 1, etc...) at the same time is also sent out so that the digital value will be loaded and latched into the 7-segment display respectively.
- When in D (32-bit) instruction, nibbles 0~3 from the S register, and nibbles 0~3 from the S+1 register are transferred separately to OT0~OT3 and OT8~OT11. Because they are transferred at the same time, they can use the same latch signal. 16-bit instructions do not use OT8~OT11.
- As long as "EN" remains 1, PLC will execute the transfer cyclically. After each transfer of a complete group of numerical values (nibbles 0~3 or 0~7), the output completed flag "DN" will set to 1. However, it will only be kept for 1 scan.





FUN 80 MUXI					MUL	TIPLE	EX IN	PUT						FUN 80 MUXI	0
Execution con	Execution control — EN- N : D : D : D :							npleted	IN : OT : D : I D m indir	Multip Multipl (must Multipl Registe ay com ect ado	lex inp ex outj be tran ex inpu er for si bine w dress a	ut poin put poir nsistor o ut lines toring r vith V, 2 applicat	t num nt nur outpu (2~8) esults Z, P0- ion	ber nber t point) s -P9 to serv	/e
<u> </u>					WS		CTR	HR	OR	SP	ROR		ĸ	VR I	
Ope- rand	Range X Y WY WI X0 Y0 WY0 WM Ope- rand X240 Y240 WY240 WM11						C0 C255	R0 R3839	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	2 8	V, Z P0~P0	
IN	0														
OT		0													
N													0		
D			0	0	0	0	0	0	0	° *	° *	0		0	

- This instruction uses the multiplex method to read out N lines of input status from 8 consecutive input points (IN0~IN7) starting from the input point specified by IN. With this method we can obtain 8×N input status, but only need to use 8 input points and N output points.
- The multiplex scanning method goes through N output points starting from the OT output point. Each scan one of the N bits will set to 1 and the corresponding line will be selected. OT0 responsible for first line, while OT1 responsible for second line, etc. Until it read all the N lines the 8×N status that has been read out is then stored into the register starting at D, and the execution completed flag "DN" is set as 1 (but is only kept for one scanning period).
- With every scan, this instruction retrieves a line for 8 input status, so N lines require N scan cycles before they can be completed.



FUN 8 ² PLS(1 D O					PUL	SE O	UTP	UT					FU	JN 81 PLSO
	Ladder symbol 81D.PLSO Fr : Pulse frequency													ction	
Output control – EN – MD : – – OUT – Output go – Fr : Pulse frequency Fr : – – OUT – Output go – OUT – Output go – DY : Output pulse output point (DY : Down pulse output point (DY : Down pulse output pulse output pulse)													t pint (MD=0	D).	
													t point (M	D=0). uister	
Pause control – PAU - PC : DN – Output completed HO : Cumulative output puls (Can be not assigned Up/Down direction – U/D Up/Down direction – Or DIP - DY:or DR - ERR – Error HO : Cumulative output puls (Can be not assigned												gned). (MD=1)	13101.		
												(1010 1).			
Up/Down	direction	U/D Dr DIR	DY:o	r DR	- E	RR_ E	rror			DR	: Up/D	own ou	utput po wn	oint (MD=	1).
Up/Down	direction —	U/D Dr DIR	DY:o HO:	r DR	- E	RR_ E	rror			DR DIR	: Up/D :: 1- up	own ou ; 0- do	utput p wn.	oint (MD=	1).
Up/Down	direction –	U/D Dr DIR	DY:or HO :	r DR	WM	RR_ E	rror	CTR	HR	DR DIR	: Up/D :: 1- up	own ou ; 0- do ROR	utput po wn.	oint (MD=	1).
Up/Down	direction	U/D Dr DIR	DY:ol HO : WX WX0	r DR	WM WM0	RR – E WS WS0	rror TMR T0	CTR C0	HR R0	DR DIR OR R3904	: Up/D :: 1- up SR R3968	own ou ; 0- do ; ROR R5000	utput po wn.	Noint (MD=	1).
Up/Down	direction – (Range Ope- rand	U/D Dr DIR Yn of Main Unit	DY:or HO : WX WX0 I WX240	r DR WY WY0 I WY240	- E WM WM0 I WM1896	RR – E WS WS0 I WS984	TMR T0 I T255	CTR C0 I C255	HR R0 R3839	DR DIR R3904 I R3967	: Up/D :: 1- up :: SR R3968 R4167	ROR R5000 R8071	Utput po wn. DR D0 I D4095	oint (MD= K 16/32-bit +/- number	1).
Up/Down	direction – (Range Ope- rand MD	U/D Dr DIR Yn of Main Unit	DY:or HO : WX WX0 I WX240	WY WY0 WY240	- E WM WM0 I WM1896	RR – E WS WS0 I WS984	TMR T0 I T255	CTR C0 I C255	HR R0 I R3839	DR DIR 0R R3904 I R3967	: Up/D : 1- up SR R3968 I R4167	ROR ROR R5000 R8071	DR DR D0 I D4095	Dint (MD= K 16/32-bit +/- number 0~1	1).
Up/Down	direction – (Range Ope- rand MD Fr	U/D Dr DIR Yn of Main Unit	DY:01 HO : WX WX0 I WX240	WY WY0 WY240	- E WM WM0 I WM1896	RR – E WS WS0 I WS984	TMR T0 I T255	CTR C0 I C255	HR R0 R3839	DR DIR R3904 I R3967	: Up/D : 1- up SR R3968 I R4167	ROR R5000 R8071	DR D0 I D4095	K 16/32-bit +/- number 0 ~ 1 8 ~ 2000	1).
Up/Down	direction – (Range Ope- rand MD Fr PC	U/D Dr DIR Yn of Main Unit	DY:01 HO : WX WX0 I WX240 O	WY WY0 WY240	- E WM WM0 I WM1896	RR – E WS WS0 I WS984 O	TMR T0 I T255	CTR C0 I C255	HR R0 R38399 	DR DIR R3904 R3967 	: Up/D : 1- up R3968 R4167	ROR R5000 R8071	DR D0 I D4095	K 16/32-bit +/- number 0 ~ 1 8 ~ 2000 ○	1).
Up/Down	direction – Range Ope- rand MD Fr PC UY, CK	U/D Dr DIR Yn of Main Unit	DY:01 HO : WX WX0 WX240 O O	WY WY0 WY240 O O	- E WM WM0 I WM1896	RR – E WS WS0 I WS984	TMR T0 I T255	CTR C0 I C255	HR R0 R3839	DR DIR R3904 R3967 	: Up/D :: 1- up :: 1- up R3968 R4167 	ROR R5000 R8071	DR D0 I D4095	K 16/32-bit +/- number 0 ~ 1 8 ~ 2000 ○	1).
Up/Down	direction – Range Ope- rand MD Fr PC UY, CK DY, DR	V/D Dr DIR Yn of Main Unit	DY:o HO : WX WX0 I WX240 O O	WY WY0 WY240	- E WM WM0 I WM1896	RR – E WS WS0 I WS984	TMR T0 I T255	CTR C0 I C255 O	HR R0 R3839 0	DR DIR R3904 R3967 	: Up/D :: 1- up :: 1- up R3968 R4167 	ROR ROR R5000 I R8071	DR D0 1 D4095	K 16/32-bit +/- number 0 ~ 1 8 ~ 2000	1).

- When MD=0, this instruction performs the pulse output control as following:
- Whenever the output control "EN" changes from 0→1, it first performs the reset action, which is to clear the output flag "OUT" and "DN" as well as the pulse out register HO to be 0. It gets the pulse frequency and output pulse count values, and reads status of up and down direction "U/D", so as to determine the direction to be upward or downward. As the reset finished, this instruction will check the input status of pause output "PAU". No action will be taken if the pause output is 1 (output pause). If the PAU is 0, it will start to output the ON/OFF pulse with 50% duty at the frequency Fr to the UY(U/D=1) or DY(U/D=0) point. It will increment the value of HO register each time when a pulse is output, and will stop the output when HO register's pulse count is equal to or greater than the cumulative pulse count of PC register and set the output complete flag "DN" to 1. During the time when output pulse is transmitting the output transmitting flag "OUT" will be set to 1, otherwise it will be 0.
- Once it starts to transmit pulse, the output control "EN" should kept to 1. If it is changed to 0, it will stop the pulse sending (output point become OFF) and the flag "OUT" changes back to 0, but the other status or data will keep unchanged. However, when its "EN" changes again from 0 to 1, it will lead to a reset action and treat as a new start; the entire procedure will be restarted again.
- If you want to pause the pulse output and not to restart the entire procedure, the 'pause output' "PAU" input can be used to pause it. When "PAU" =1, this instruction will pause the pulse transmitting (output point is OFF, flag "OUT" change back to 0 and the other status or data keeps unchanged). As it waits until the "PAU" changes back from 1 to 0, this instruction will return to the status before it is paused and continues the pulse transmitting output.
- During the pulse transmission, this instruction will keep monitoring the value of pulse frequency Fr and output pulse count PC. Therefore, as long as the pulse output is not finished, it may allow the changing of the pulse frequency and pulse count. However, the up/down direction "U/D" status will be got only once when it takes the reset action ("EN" changes from 0→1), and will keep the status until the pulse output completed or another reset occur. That is to say, except that at the very moment of reset, the change of "U/D" does not influence the operation of this instruction.
- The main purpose of this instruction is to drive the stepping motor with the UY (upward) and DY (downward) two directional pulses control, so as to help you control the forward or reverse rotating of stepping motor. Nevertheless, if you need only single direction revolving, you can assign just one of the UY or DY (which will save one output point), and leaving the other output blank. In such case, the instruction will ignore the up/down input status of "U/D", and the output pulse will send to the output point you assigned.

FUN 81 D PLSO	PULSE OUTPUT	FUN 81 D PLSO									
 When MD=1, the pulse output will reflect on the control output DIR (pulse direction. DIR=1, up; DIR=0, down) and CK (pulse output). This instruction can only be used once, and UY (CK) and DY (DR) must be transistor output point on the PLC main unit. The effective range of output pulse count PC for 16 bit operand is 0 ~ 32767. For the 32 bit operand(instruction), it is 0 ~ 2147483647. If the PC value = 0, it is treated as infinite pulse count, and this instruction will transmit pulses without end with HO value and "DN" flag set at 0 all the time. The effective range of pulse frequency (Fr) is 8 ~ 2000. If the value PC or Fr exceeds the range, this instruction will not be carried out and the error flag "ERR" will set to 1. 											
X0 X1 X2 X2	81D.PLSOM0-ENMD: 0 $MD: 0$ OUT()Fr: R 0OUT()PAUPC: R 1U/DDN()U/DDY: Y 0-U/DDY: Y 1HO: R 5-ERR	 pping motor he speed of for 40 pulses wm direction, be set before 1). 									
	Turn forward Turn reverse Reset 100Hz going 80 steps Stop 50Hz going 40 ste enable re-start (finished) Reset Start	p s Sl op (finished)									
Output enable	×0 Pause •	••									
Pause Direction	X1 X2 Forward Recerse	• •									
Up-pulse	Y0 76 77 78 79 80 1 2 76 77 78 79 80 1 2 1 2	40									
Down-puise		•••									
Output done	• M1										
Frequency		••									
Pulse to outpu	it R1 80 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2										
Output pulse cour	nt R5 0 1 2 75 76 77 78 79 80 0 1 2	39 40									

FUN 82 PWM				PUL	_SE WI	DTH	MOE	OULAT	ION					FUN PV	1 82 √M
Execution	control — F	L ≡N - Tr Tr O	adder 2.PWN a i i p i i	symbol M	err	— Eri	ror flaç	3	To : Tp : OT:	Pulse ((0~32 Pulse ((1~32 Pulse (ON wic 767m\$ beriod 676m\$ butput	lth 5) 5) point			
Rar	nge Y	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	
	Yn	WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	0	
Ope- ∖ rand	pe- nd of main										 D4095	 32767			
То												0	0		
Тр													0	0	
OT	0	○ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													

• When execution control "EN" = 1, will send the pulse to output point OT with the "ON" state for To ms and period as Tp. OT must be a transistor output point on the main unit. When "EN" is 0, the output point will be OFF.



- The units for Tp and To are mS, resolution is 1 mS. The minimum value for To is 0 (under such case the output point OT will always be OFF), and its maximum value is the same as Tp (under such case the output point OT will always be on). If To > Tp there will be an error, this instruction will not be carried out, and the error flag "ERR" will set to 1.
- This instruction can only be used once.

FUN 83 SPD	3					SPE	ED [DETE	CTIO	N						FUN 83 SPD
Detectio	on control	— E	N - 83 N - S TI D	dder sy SPD - :	ymbol	- OVF ·	— Ove	erflow		S : P TI: Sa (u D : Re	ulse in ampling units in egister	put poi g durat mS) storinę	int for s tion g resul	speed t	detecti	on
	Range	X	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	Κ	
		X0	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	1	
	Ope- I I I I rand X7 WX240 WY240 WM18						 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	 32767	
TI 0 0 0								0	0	0	0	0	0	0	0	
D 0 0 0 0 0 0 0 0 0* 0* 0																

- This instruction uses the interrupt feature of the 8 high speed input points (X0~X7) on the PLC main unit to detect the frequency of the input signal. Within a specific sampling time (TI), it will calculate the input pulse count for S input point, and indirectly find the revolution speed of rotating devices (such as motors).
- While use this instruction to detect the rotating speed of devices, The application should design to generate more pulse per revolution in order to get better result, but the sum of input frequency of all detected signals should under 5KHz, otherwise the WDT may occur.
- The D register for storing results uses 3 successive 16-bit registers starting from D (D0~D2). Besides D0 which is used to store counting results, D1 and D2 are used to store current counting values and sampling duration.
- When detection control "EN" = 1, it starts to calculate the pulse count for the S input point, which can be shown in D1 register. Meanwhile the sampling timer (D2) is switched on and keeps counting until the value of D2 is reach to the sampling period (TI). The final counted value is stored into the D0 register, and then a new counting cycle is started again. The sampling counting will go on repeating until "EN" = 0.
- Because D0 only has 16 bits, so the maximum count is 32767. If the sampling period is too long or the input pulse is too fast then the counted value may exceed 32767, under that case the overflow flag will set to 1, and the counting action will stop.
- Because the sampling period TI is already known and if every revolution of attached rotating device produces "n" pulses, then the following equation can be used to get the revolution

 In the above example, if every revolution of the rotating device produces 20 pulses (n = 20), and the R0 value is 200, then the revolution per minute speed "N" is as

follows : N=
$$\frac{(200) \times 60}{60 \times 1000} \times 10^3 = 200 \text{ rpm}$$



FUN 84 TDSP		PATTERN CO	ONVE	RSIC	N FC)r 16/	7-SEGM	ENT DIS	PLAY	FUN 84 TDSP		
1		Ladder symbo	bl									
	-		_			Mo	I : Mode s	election				
Execution contro		04.1D3F				S	Starting a	address of	begin converted	characters		
	S: Ns : Start of character											
S: NS: Start of character												
Input contro	Input control — OFF - Ns D: Starting address to store the converted patt											
N _L : D : Starting address to store the converted pattern S operand can be combined with V. Z. P0~P9 ind												
Input contro	I - ON -	D :				rov	nictors for	indiract ac	Idrossing			
						Teų	JISLEISIO	inuliect ac	lutessing			
		Rang	HR	OR	ROR	DR	K	XR]			
		e	R0	R3904	R5000	D0		V, Z				
		Operand	 R3830	 R3067	 R8071	 D4095	16/32 bit	P0~P9				
		Md	110000	110307	10071	D4033	0~1	1010				
		S	0	0	0	0	0	0				
		Ns	0	0	0	0	0					
		NI	0	0	0	0	0					
		D	0	0	° *	0			_			
 This inst alphanur leading z When ex displayed 	ruction is neric chara ero substitu ecution cor	used for FB cters into disp ution of the pac ntrol "EN" =1, a	s-7SC lay pa ked B ind inp	61/FBs atterns CD nu	s-7SG2 suited Imber FF" = (2 moo I for 1 for noi 0, inpu	lule's app 6 segmen n-decoded t "ON"=0,	olication. t encoded I mode 7 s if Md=0, t	It can convert I mode display or regment display. his instruction wil	the source perform the		
display p	attern conv	version, where	S is th	ne star	τing a	dress	storing th	ie being c	onverted characte	ers, Ns is the		
nointer to	Incate the	etarting addres	ee cha	racter	NIte	lls the	lonath of l	noing con	orted characters	and D is the		

Byte 0 of S is the "1st" displaying character, byte 1 of S is the 2nd displaying character,......

Ns is the pointer to tell where the start character is.

After execution, each 8-bit character of the source will be converted into the corresponding 16-bit display pattern.

- When input "OFF" = 1, all bits of display pattern will be 'off' if Md = 0, if Md=1, all BCD codes will be substituted by blank code (0F)
- When input "ON" = 1, all bits of display pattern will be 'on' if Md=0. If Md=1, all BCD codes will be substituted by code 8(all light).
- Please refer Chapter 16 "FBs-7SG display module" for more detail description.



F	UN	86
Т	PC	ΤL

PID TEMPERATURE CONTROL INSTRUCTION

PVn : Process variable at time "n"

PVn_1: Process variable when loop was last solved

En: Error at time "n" ; E= SP – PVn

Ts: Solution interval for PID calculation (Valid value are 10, 20, 40, 80,160, 320; the unit is in 0.1Sec)

PID Parameter Adjustment Guide

- As the gain (Kc) adjustment getting larger, the larger the proportional contribution to the output. This can obtain a sensitive and rapid control reaction. However, when the gain is too large, it may cause oscillation. Do the best to adjust "Kc" larger (but not to the extent of making oscillation), which could increase the process reaction and reduce the steady state error.
- Integral item may be used to eliminate the steady state error. The larger the number (Ti, integral tuning constant), the larger the integral contribution to the output. When there is steady state error, adjust the "Ti" larger to decrease the error.

When the "Ti" = 0, the integral item makes no contribution to the output.

For exam., if the reset time is 6 minutes, Ti=100/6=17; if the integral time is 5 minutes, Ti=100/5=20.

 Derivative item may be used to make the process smoother and not too over shoot. The larger the number (Td, derivative tuning constant), the larger the derivative contribution to the output. When there is too over shoot, adjust the "Td" larger to decrease the amount of over shoot.
 When the "Td" = 0, the derivative item makes no contribution to the output.

For exa, if the rate time is 1 minute, then the Td = 100; if the differential time is 2 minute, then the Td = 200.

- Properly adjust the PID parameters can obtain an excellent result for temperature control.
- The default solution interval for PID calculation is 4 seconds (Ts=40)
- The default of gain value (Kc) is 110, where Pb=1000/110×0.1%≒0.91%; the system full range is 1638°, it means 1638×0.91≒14.8°to enter proportional band control.
- The default of integral tuning constant is 17, it means the reset time is 6 minutes (Ti=100/6=17).
- The default of derivative tuning constant is 50, it means the rate time is 0.5 minutes (Td=50).
- When changing the PID solution interval, it may tune the parameters Kc, Ti, Td again.

Instruction guide

- FUN86 will be enabled after reading all temperature channels.
- When execution control "EN" = 1, it depends on the input status of H/C for PID operation to make heating (H/C=1) or cooling (H/C=0) control. The current values of measured temperature are through the multiplexing temperature module ; the set points of desired temperature are stored in the registers starting from Sv. With the calculation of software PID expression, it will respond the error with an output signal according to the setting of set point, the error's integral and the rate of change of the process variable. Convert the output of PID calculation to be the time proportional on/off (PWM) output, and via transistor output to control the SSR for heating or cooling process; where there is a good performance and very low cost solution. It may also apply the output of PID calculation (stored in registers starting from OR), by way of D/A analog output module, to control SCR or proportional valve, so as to get more precise process control.
- When the setting of Sn, Zn (0 " Sn " 31 and 1 " Zn " 32, as well as 1 " Sn + Zn " 32) comes error, this instruction will not be executed and the instruction output "ERR" will be ON.

This instruction compares the current value with the set point to check whether the current temperature falls within deviation range (stored in register starting from Os). If it falls in the deviation range, it will set the in-zone bit of that point to be ON; if not, clear the in-zone bit of that point to be OFF, and make instruction output "ALM" to be ON.

Г

FUN 86 TPCTL	PID TEMPERATURE CONTROL INSTRUCTION	FUN 86 TPCTL
 In the n point o values will set temperation 	nean time, this instruction will also check whether highest temperature warning (the reg f highest temperature warning is R4008). When successively scanning for ten tim of measured temperature are all higher than or equal to the highest warning set point, to be ON and instruction output "ALM" will be on. This can avoid the safety problem ature out of control, in case the SSR or heating circuit becomes short.	ister for the set les the current the warning bit n aroused from
 This insort the or the or register desired 	struction can also detect the unable to heat problem resulting from the SSR or heating ci obsolete heating band. When output of temperature control turns to be large power () successively in a certain time (set in R4007 register), and can not make current temp range, the warning bit will set to be ON and instruction output "ALM" will be ON.	rcuit runs open, set in R4006 perature fall in
● WR: St T w in Bi	arting of working register for this instruction. It takes 9 registers and can't be repeated in he content of the two registers WR+0 and WR+1 indicating that whether the current temp ithin the deviation range (stored in registers starting from Os). If it falls in the deviation ra -zone bit of that point will be set ON; if not, the in-zone bit of that point will be cleared O t definition of WR+0 explained as follows: Bit0=1, it represents that the temperature of the Sn+0 point is in-zone Bit15=1, it represents that the temperature of the Sn+15 point is in-zone.	using. berature falls ange, the FF.
Bit	definition of WR+1 explained as follows: Bit0=1, it represents that the temperature of the Sn+16 point is in-zone… Bit15=1, it represents that the temperature of Sn+31 point is in-zone.	
T w Bi	he content of the two registers WR+2 and WR+3 are the warning bit registers, they thether there exists the highest temperature warning or heating circuit opened. t definition of WR+2 explained as follows: Bit0=1, it means that there exists the highest warning or heating circuit opened at the Si Bit15=1, it means that there exists the highest warning or heating circuit opened at the Si	n+0 point n+15 point.
Bi	t definition of WR+11 explained as follows:	
	Bit0=1, it means that there exists the highest warning or heating circuit opened at the Si Bit15=1 , it means that there exists the highest warning or heating circuit opened at the S	n+16 point Sn+31 point.
R	egisters of WR+4 ~ WR+8 are used by this instruction.	
It needs	s separate instructions to perform the heating or cooling control.	
Specific reg	gisters related to FUN86	
● R4005 :	The content of Low Byte to define the solution interval between PID calculation =0, perform the PID calculation every 1 seconds. =1, perform the PID calculation every 2 seconds. =2, perform the PID calculation every 4 seconds. (System default) =3, perform the PID calculation every 8 seconds. =4, perform the PID calculation every 16 seconds. ≥5, perform the PID calculation every 32 second.	
:	The content of High Byte to define the cycle time of PID ON/OFF (PWM) output. =0, PWM cycle time is 1 seconds. =1, PWM cycle time is 2 seconds. (System default) =2, PWM cycle time is 4 seconds. =3, PWM cycle time is 8 seconds. =4, PWM cycle time is 16 seconds. ≥5, PWM cycle time is 32 second.	
Note 1: When when Note 2: The s by the to adj	n changing the value of R4005, the execution control "EN" of FUN86 must be set at 0. execution control "EN" =1, it will base on the latest set point to perform the PID calculation smaller the cycle time of PWM, the more even can it perform the heating. However, the e PLC scan time will also become greater. For the best control, it can base on the sca ust the solution interval of PID calculation and the PWM cycle time.	The next time on. e error caused an time of PLC

FUN 86 TPCTL	PID TEMPERATURE CONTROL INSTRUCTION	FUN 86 TPCTL
• R4006:	The setting point of large power output detection for SSR or heating circuit opened, or l obsolete. The unit is in % and the setting range falls in $80 \sim 100(\%)$; system default is 90	neating band)(%).
● R4007:	The setting time to detect the continuing duration of large power output while SSR or h opened, or heating band obsolete. The unit is in second and the setting range falls in (seconds); system default is 600 (seconds).	eating circuit n 60 \sim 65535
• R4008:	The setting point of highest temperature warning for SSR, or heating circuit short determinit is in 0.1 degree and the setting range falls in $100\sim65535$; system default is 3500 (U	ection. The Init in 0.1°).
• R4012:	Each bit of R4012 to tell the need of PID temperature control. Bit0=1 means that 1 st point needs PID temperature control. Bit1=1 means that 2 nd point needs PID temperature control. - Bit15=1 means that 16 th point needs PID temperature control. (The default of R4012 is FFFFH)	
• R4013:	Each bit of R4013 to tell the need of PID temperature control. Bit0=1 means that 17 th point needs PID temperature control. Bit1=1 means that 18 th point needs PID temperature control. - Bit15=1 means that 32 th point needs PID temperature control. (The default of R4013 is FFFFH)	
● While e bit of R calcula	execution control "EN"=1 and the corresponding bit of PID control of that point is ON (co 4012 or R4013 must be 1), the FUN86 instruction will perform the PID operation and re tion with the output signal.	orresponding espond to the
● While e bit of R will be	execution control "EN"=1 and the corresponding bit of PID control of that point is OFF (co 4012 or R4013 must be 0), the FUN86 will not perform the PID operation and the output OFF.	orresponding t of that point
● The lac not to p	Ider program may control the corresponding bit of R4012 and R4013 to tell the FUN86 to berform the PID control, and it needs only one FUN86 instruction.	to perform or

Cumulateive Timer Instructions



Cumulative Timer Instructions



Watchdog Timer Instructions

FUN 90 P WDT	WATCHDOG TIMER	FUN 90 P WDT
Execution contro	Ladder symbol N : The watchdog time. The range of N is 90P N : The watchdog time. The range of N is bl-EN WDT	\$ 5~120, unit
 When ex Nx10ms. program. 	ecution control "EN" = 1 or transition from 0 to 1(\mathbf{P} instruction), will set the war If the scan time exceeds this preset time, PLC will shut down and not execute	chdog time to the application
 The WD⁻ 	feature is designed mainly as a safety consideration from the system view for the a	pplication. For

- The WDT feature is designed mainly as a safety consideration from the system view for the application. For example, if the CPU of PLC is suddenly damaged, and there is no way to execute the program or refresh I/O, then after the WDT time expired, the WDT will automatically switch off all the I/Os, so as to ensure safety. In certain applications, if the scan time is too long, it may cause safety problems or problems of non-conformance with control requirements. This instruction can used to establish the limitation of the scan time that you require.
- Once the WDT time has been set it will always be kept, and there is no need to set it again on each scan. Therefore, in practice this instruction should use the **P** instruction.
- Default WDT time is 0.25 sec.
- For the operation principles of WDT please refer to the RSWDT(FUN 91) instruction.



• The functions of WDT have already been described in FUN90 (WDT instruction).

The operation principles of watch dog timer are as follows:

start timing again from 0).

The watchdog timer is normally implemented by a hardware one-shot timer (it can not be software, otherwise if CPU fail, the timer becomes ineffective, and safeguards are quite impossible). "One-shot" means that after triggered the timer once, the timing value will immediately be reset to 0 and timing will restart. If WDT has begun timing, and never triggered it again, then the WDT timing value will continue accumulating until it reach the preset value of N, at that time WDT will be activated, and PLC will be shut down. If trigger the WDT once every time before the WDT time N has been reached, then WDT will never be activated. PLC can use this feature to ensure the safety of the system. Each time when PLC enters into system housekeeping after finished the program scanning and I/O refresh, it will usually trigger WDT once, so if the system functions normally and scan time does not exceed WDT time then WDT is never activated. However, if CPU is damaged and unable to trigger WDT, or the scan time is too long, then there will not be enough time to trigger WDT within the period N, WDT will be activated and will shut off PLC.

 In some applications, when you set the WDT time (FUN90) to desire, the scan time of your program in certain situations may temporarily exceed the preset time of WDT. This situation can be anticipated and allowed for, and you naturally do not wish PLC to shut down for this reason. You can use this instruction to trigger WDT once and avoid the activation of WDT. This is the main purpose of this instruction.

High Speed Counting/Timing Instruction



- When access control "EN" =1 or changes from 0→1(P instruction), will gets the CV value of HSC designated by CN from ASIC and puts into the HSC corresponding CV register (i.e. the CV of HSC0 will be read and put into DR4096 or the CV of HSC1 will be read and put into DR4100).
- Although the PV within ASIC has a corresponding PV register in CPU, but it is not necessary to access it (actually it can't be) for that the PV value within ASIC comes from the PV register in CPU.
- HSTA is a timer, which use 0.1ms as its time base. The content of CV represents elapse time counting at 0.1mS tick.
- For detailed applications, please refer to Chapter 10 "The high speed counter and high speed timer of FBs-PLC".

FUN 93 D HSCTW

HARDWARE HIGH SPEED COUNTER CURRENT VALUE AND PRESET VALUE WRITING

FUN 93 D P HSCTW



- Please refer first to FUN92 for the relation between the CV or PV value of HSC0 ~ HSC3 and HSTA within ASIC and their corresponding CV and PV registers in CPU.
- When write control "EN"=1 or changes from 0→1 (p instruction), it writes the content of CV or PV register of high speed counter designed by CN of CPU, to the corresponding CV or PV of HSC within ASIC.
- It is quit often to set the PV value for most application program, When the count value reaches the preset value, the counter will send out interrupt signal immediately. By way of the interrupt service program, you can implement different kinds of precision counting or positioning control.
- When there is an interrupt of power supply for FBs-PLC, the values of current value registers CV of HSC0 ~ HSC3 within ASIC will be read out and wrote into the HSC0 ~ HSC3 CV registers (with power retentive function) of CPU automatically. When power comes up, these CV values will be restored to ASIC. However, if your application demands that when power is on, the values should be cleared to 0 or begin counting from a certain value, then you have to use this instruction to write in the CV value for HSC in ASIC.
- When write a non-zero value into the PV register of HSTA will cause the HSTAI interrupt subroutine to be executed for every PV×0.1ms.
- For detailed applications, please refer Chapter 10 "The high speed counter and high speed timer of FBs-PLC".



- As the program in the left diagram, when M0 changes from 0→1, it clears the current value of HSC0 to 0, and writes into ASIC hardware through FUN93.
- When M0 is 0, it reads out the current counting value.
- When M1 changes from 0→1, it moves DR500 to DR4098, and writes the preset value into ASIC hardware through FUN93.
- Whenever the current value equals to the DR500, The HSC0I interrupt sub program will be executed.

Report Printing Instructions

FUN 94 P ASCWR		ASCII WRITE												FUN 94 P ASCWR	1
	Ladder symbol MD: Output mode 94P.ASCWR =0, output to communication port1.														
Output control -	utput control — EN - MD : ACT — Acting =0, output to communication others, reserved for future u													n port1. Jsage.	
Pause control -	ause control - PAU S													this instruction	
Abort output -	Abort output — ABT DN — Output completed be reused in other part of pro-												sters and can't ogram.		
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	
c	Ope-	WX0 I	WY0	WM0	WS0	Т0 	C0	R0	R3840	R3904	R3967	R5000	D0	0	
ra	and MD	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	0	
	S	0	0	0	0	0	0	0	0	0	0	0	0		
	Pt		0	0	0	0	0	0		0	° *	° *	0		
 directly b (the deta "ERR" to is set to The confinition of During the abort occonting This institute obligation While this institute of the obligation 	 S file data can be edited with the programming software PROLADDER or WinProladder (please refer to the explanation of Chapter 14 "ASCII function application".). If necessary the user can also edit the ASCII file directly by change the value of data registers. However, the edited data must be follow the ASCII file format (the details described in chapter 14), otherwise, this instruction will halt the transmission and set the error flag "ERR" to 1. If the entire file is correctly and successfully transmitted, then the output is completed and "DN" is set to 1. The control input of this instruction is of positive edge triggered. Once "ENU" changes from 0→1 then this instruction starts the execution, until finished the transmission of the entire file then the execution is completed. During the transmission, the action flag "ACT" will be kept at 1 all the time. Only when output pause, error, or abort occurs, will it change back to 0. This instruction can be repeatedly used, but only one will be executed (transmit data) at any certain time. It is the obligation of user to make sure the right execution sequence. 														
data. It w ● While thi	vill resume s instruct	e trans ion is i	missior in exec	n when t ution, if	the paus	se "PA ort "AE	U" ba 8T" is	cks to 1, this	0. s instru	uction	will a	bando	n the tr	ansmission of	
file data,	and then	it is ab	ole to ta	ake next	instruct	ion for	exec	ution.							
● or detail	applicatio	ns, ple	ase ref	ēr to Ch	apter 14	1 "The	Appli	cation	of AS	CII file	e outpi	ut func	tion".		

FUN 94 ASCWR	ASCII WRITE	FUN 94 ASCWR
 Interface M1927: 1 : (signals: 'his signal is control by CPU, it is applied in ASCWR MD:0 DN, it represents that the RTS (connect to the CTS of PLC) of the printer is "False". I.e. the printer is not ready or abnormal. DFF, it represents that the RTS of the Printer is "True"; Printer is Ready.	
Note: Us	ing the M1927 associates with timer can detect if the printer is abnormal or not.	

Slow Up/Slow Down Instructions

FUN 95 RAMI	5 P P	RAMP FUNCTION FOR D/A OUTPUT													N 95 <mark>P</mark> AMP
Ramp Pause Up/Down	control —EN control — P output — L	La 98 - 98 - Tr - P - P - SL - SL - SL - D	dder s 5P.RAN V : V :	<u>ymbol</u> 1P	- ERR — - ASL — - ASL —		$Tn : PV :$ $S_{U} : L$ $S_{U} : U$ $D :$ $D+1 :$ S_{U}, S_{I} with <i>J</i>	Timer Preset or the ower I (ramp (ramp Regis Worki could	for ran value increr imit va floor v limit va ceiling ter sto ng reg be po dule a	np fund of ram nent v lue value). lue g value ring cu ister sitive o pplicat	ction op time alue of e). urrent r or nega tion.	er (the o f every rampin ative va	unit is ([,] 0.01 s g value	0.01 seco econd e. hen incorp	nd) porate
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	
	Ope- rand	WX0 WX240	WY0 WY240	WM0 WM1896	WS0 WS984	T0 T255	C0 C255	R0 R3839	R3840 R3903	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	16-bit +/- number	
	Tn					0									
	PV	0	0	0	0	0	0	0	0	0	0	0	0	0	
	SL	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Su	0	0	0	0	0	0	0	0	0	0	0	0	0	
	D		0	0	0	0	0	0		0	0	•*	0		

Description

- Tn must be a 0.01 sec time base timer and never used in other part of program.
- PV is the preset value of ramp timer. Its unit is 10ms (0.01 second).
- When input control "ENU" changes from $0 \rightarrow 1$, it first reset the timer Tn to 0.

When "U/D"=1 it will load the value of SL to register D. And when M1974 = 0 it will be increased by S_U-S_L / PV every 0.01 sec or when M1974 = 1 it will increase by PV every 0.01 sec. When the D value reaches the S_U value the output "ASU" =1.

When "U/D"=0 it will load the value of S_U to register D. When M1974 = 0 it will be decreased by S_U-S_L / PV every 0.01 sec or when M1974 = 1 it will be decreased by PV every 0.01 sec. When the D value reaches the S_L value the output "ASL" =1.

- The ramping direction(U/D) is determined at the time when input control "ENU" changes from 0→1. After the output D start to ramp, the change of U/D is no effect.
- If it is required to pause the ramping action, it must let the input control "PAU" = 1; when "PAU"=0, and the ramping action is not completed, it will continue to complete the ramping action.
- The value of S_∪ must be larger than S_L, otherwise the ramp function will not be performed, and the output "ERR" will set to 1.
- This instruction use the register D to store the output ramping value; if the application use the D/A module to send the speed command, then speed command can be derived from the RAMP function to get a more smooth movement.
- In addition to use register D to store the ramping value, this instruction also used the register D+1 to act as internal working register; therefore the other part of program can not use the register D+1.

Slow Up/Slow Down Instructions



R101: Lower limit value.

R102: Upper limit value.

R103: Register storing current ramp value.

R104: Working register

- If M1974=0, When input control M0 changes from 0→1, it first reset the timer T20 to 0. If M2=1, it will load the R101 (lower limit) value into the R103, and it will increase the output with fixed value (R102-R101 / R100) for every 0.01 second and stores it to register R103. When the T2 timer going up to the preset value R100, the output value equals to R102, and the output M102 will set to 1. If M2=0, will load the R102 (upper limit) value into the R103, and it will decrease the output amount with fixed ratio (R102-R101 / R100) for every 0.01 second and store it to register R103. The T2 timer going up to the preset value R100, the output value equals to R102, and the output amount with fixed ratio (R102-R101 / R100) for every 0.01 second and store it to register R103. The T2 timer going up to the preset value R100, the output value equals to R102, and the output M101 will set to 1.
- M1=1, pause the ramping action.
- The value of R102 must be greater than R101, otherwise the ramp action will not be performed, and the output M100 will set to 1.



Slow Up/Slow Down Instruction



- When execution "EN" =0, current output value (Rc) will be 0 immediately; the output indicators ACC=0 and DEC=0.
- When execution "EN" =1, this instruction being executed; it will output current value (Rc) first, and then compare the target output value (Rt) with current output value (Rc) every scan; if the target output value is greater than current output value, the current output will be increased according to the rate, which is decided by the settings of acceleration time (Ta) and maximum output (Om), till current output value is less than current output value, the current output will be decreased according to the rate, which is decided by the settings of deceleration time (Td) and maximum output (Om), till current output value is less than current output value, the current output will be decreased according to the rate, which is decided by the settings of deceleration time (Td) and maximum output (Om), till current output value is equal to the target output value (DEC=1 during this time).
- If the setting value of target output (Rt) is greater than maximum output(Om), the output value will be clamped by the maximum value.
- It can have smooth activity for acceleration and deceleration control via the execution of this instruction by using current output value (Rc) for analog output (R39044~R3967).
- The setting value of target output (Rt) needs to stay two scan times at least for proper operation.
- It needs 4 registers for working, they can not be repeated in use.
- This instruction is for positive value operation, but it also can have negative output by short and easy application program for help. Please see example 2.







Fun No.	Mnemonic	Functionality	Fun No.	Mnemonic	Functionality
100	R→T	Register to table data move	107	T_FIL	Table fill
101	T→R	Table to register data move	108	T_SHF	Table shift
102	T→T	Table to table data move	109	T_ROT	Table rotate
103	BT_M	Block table move	110	QUEUE	Queue
104	T_SWP	Block table swap	111	STACK	Stack
105	R-T_S	Register to table search	112	BKCMP	Block compare
106	T-T_C	Table to table compare	113	SORT	Data Sort

Table Instructions

- A table consists of 2 or more consecutive registers (16 or 32 bits). The number of registers that comprise the table is called the table length (L). The operation object of the table instructions always takes the register as unit (i.e. 16 or 32 bit data).
- The operation of table instructions are used mostly for data processing such as move, copy, compare, search etc, between tables and registers, or between tables. These instructions are convenient for application.
- Among the table instructions, most instructions use a pointer to specify which register within a table will be the target of operation. The pointer for both 16 and 32-bit table instructions will always be a 16-bit register. The effective range of the pointer is 0 to L-1, which corresponds to registers T₀ to T_{L-1} (a total of L registers). The table shown below is a schematic diagram for 16-bit and 32-bit tables.
- Among the table operations, shift left/right, rotate left/right operations include a movement direction. The direction toward the higher register is called left, while the direction toward the lower register is called right, as shown in the diagram below.



0

2~2048

FUN100 D P R→T				RE	GIS	FER ⁻	ΤΟ ΤΑ	BLE N	IOVE				F	FUN10 R→	0 D
Move cor Pointer increm		Rs:So Td:So L:Le Pr:Pc Rs,Td	ource o ource r ngth of ointer re can as	lata , ca egister destin egister ssociate	an be o for des ation ta e with \	constant stination able /, Z, P0~	or regis table ~P9 inde	ter							
Pointer c Rang Ope-	e WX WX0	.R- WY WY0 I	WM WM0 I	WS WS0	TMR T0 I	CTR C0 I	HR R0 I	IR R3840 I	OR R3904	r as inc SR R3968 I	ROR R5000	ddress DR D0 I	ing K 16/32bit +/-	XR V, Z	
Rs	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	number	P0~P9	

• When move control "EN" = 1 or transition from 0 to 1(instruction), the contents of the source register Rs will be written onto the register Tdpr indicated by the pointer Pr within the destination table Td (length is L). Before executing, this instruction will first check the pointer clear "CLR" input signal. If "CLR" is 1, it will first clear the pointer Pr, and then carry out the move operation. After the move has been completed, it will then check the Pr value. If the Pr value has already reached L-1 (point to the last register in the table) then it will only set the move-to-end flag "END" to 1, and finish execution of this instruction. If the Pr value is less than L-1, then it must again check the pointer increment "INC" input signal. If "INC" is 1, then Pr value will be also increased. Besides, pointer clear "CLR" is able to operate independently, without being influenced by other input.

0

0

0

0

0

0'

°*

°

o*****

o*****

0

0

0

Τd

Т

Pr

0

0

0

0

0

0

0

0

0

0

• The effective range of the pointer is 0 to L-1. Beyond this range, the pointer error "ERR" will be set to 1, and this instruction will not be performed.



FUN10 T-	01 D P →R				TA	BLE	TO R	REGIS	TER N	IOVE					FUN101 T→F	D P R
Ladder symbol Ts : Source table starting register Move control-EN -I01DP.T → R Move control-EN Ts : Ts : -END- Move to end L : Pointer increment -INC Pointer clear-CLR -ERR- Pointer error Ts : -ERR- Pointer error <td>P∼P9 to</td> <td></td>													P∼P9 to			
Р	ointer clea	r-CLR														
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32bit	V, Z	
	Ope- rand WX240 WY240 WM1896 WS984 T255 C255 R3839 R3903 R3967 R4167 R8071 D4095 numb										+/- number	P0~P9				
	Ts	0	0	0	0	0	0	0	0	0	0	0	0		0	
	L							0				•*	0			
	Pr		0	0	0	0	0	0		0	•*	•*	0	2~2048		
	Rd		0	0	0	0	0	0		0	° *	° *	0		0	

- When move control "EN" = 1 or transition from 0 to 1 (instruction), the value of the register Tspr specified by pointer Pr within source table Ts (length is L) will be written into the destination register Rd. Before executing, this instruction will first check the input signal of pointer clear "CLR". If "CLR" is 1, it will first clear Pr and then carry out the move operation. After completing the move operation, it will then check the value of Pr. If the Pr value has already reached L-1 (point to the last register in the table), then it sets the move-to-end flag to 1, and finishes executing of this instruction. If Pr is less than L-1, it check the status of "INC". If "INC" is 1, then it will increase Pr and finish the execution of this instruction. Besides, pointer clear "CLR" can execute independently and is not influenced by other inputs.
- The effective range of the pointer is 0 to L-1. Beyond this range the pointer error "ERR" will be set to 1 and this instruction will not be carried out.



FUN102 D P T→T				TA	ABLE	το τ <i>ι</i>	ABLE	MOVE	Ē				F	FUN10 T-	02 D
Move cor Pointer increm Pointer cl	T: To Pi T: Se	s : Star d : Star reg : Tabl r : Poir s, Td erve inc	rting nu rting nu gister e (Ts a nter reg may c direct a	umber umber and Td gister ombin addres	of sour of dest) lengtl e with s applic	rce tab tinatior h V, Z, cation	le regis n table P0∼P	ster 9 to							
Rang	ge WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
One	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V, Z	
rand	WX240	I I I I I I I I I I I WX240 WY240 WM1896 WS984 T255 C255 R3839 R3903 R3967 R4167 R8071 D4095									 D4095	 2048	P0~P9		
Ts	0	0	<u> </u>								0		0		
Td		0	0	0	0	0	0		0	•*	•*	0		0	
L							0				•*	0	0		
Pr		0	0	0	0	0	0		0	•*	° *	0			

- When move control "EN" = 1 or have a transition from 0 to 1(instruction), the register Tspr pointed by pointer Pr within the source table will be moved to a register Tdpr, which also pointed by the pointer Pr in the destination table. Before execution, it will first check the input signal of pointer clear "CLR". If "CLR" is 1, it will first clear Pr to 0 and then do the move (in this case Ts0→Td0). After the move action has been completed it will then check the value of pointer Pr. If the Pr value has already reached L-1 (point to the last register on the table), then it will set the move-to-end flag "END" to 1 and finish executing of this instruction. If the Pr value is less than L-1, it will check the status of "INC". If "INC" is 1, then the Pr value will be increased by 1 before execution. Besides, pointer clear "CLR" can execute independently, and will not be influenced by other input.
- The effective range of the pointer is 0 to L-1. Beyond this range, the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN103 D P BT_M					E	BLOC	K TA	BLE N	ΛΟVE						FUN1 B	103 D P Т_М
Move contro	I — E		<u>-adder</u> 03DP d	<u>symbo</u> BT_M-	<u> </u>	Ts :Starting register for source table Td : Starting register for destination table L: Lengths of source and destination tables										
			-				Ts	, Td m	ay con	nbine v	vith V,	Z, P0~	P9 to s	serve	indirec	t
Ra	ange	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
Ope- rand		WX0 WX240	WY0 WY240	WM0 WM1896	WS0 WS984	T0 T255	C0 C255	R0 	R3840 R3903	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	2 256	V、Z P0~P9	
Ts	3	0	0	0	0	0	0	0	0	0	0	0	0		0	
Тс	ł		0	0	0	0	0	0		0	•*	•*	0		0	
								0				0*0	0			

- In this instruction the source table and destination table are the same length. When this instruction was executed all the data in the Ts table is completely copied to Td. No pointer is involved in this instruction.
- When move control "EN" = 1 or have a transition from 0 to 1 (P instruction), all the data from source table Ts (length L) is copied to the destination table Td, which is the same length.
- One table is completely copied every time this instruction is executed, so if the table length is long, it will be very time consuming. In practice, P modifier should be used to avoid time waste caused by each scan repeating the same movement action.



 The diagram at left below is the status before execution. When X0 from 0→1, the content of R0~R9 in Ts table will copy to R10~R19.

	Ts			Td			Td
R0	0000	\longrightarrow	R10	0000		R10	0000
R1	1111	\longrightarrow	R11	0000		R11	1111
R2	2222	\longrightarrow	R12	0000		R12	2222
R3	3333	\longrightarrow	R13	0000	X0 = >	R13	3333
R4	4444	\longrightarrow	R14	0000		R14	4444
R5	5555	\longrightarrow	R15	0000		R15	5555
R6	6666	\longrightarrow	R16	0000		R16	6666
R7	7777	\longrightarrow	R17	0000		R17	7777
R8	8888	\longrightarrow	R18	0000		R18	8888
R9	9999	\longrightarrow	R19	0000		R19	9999
<u> </u>					/	<u> </u>	/
	Bef	ore exe	cuted			E> r	ecute esult
T_SWP			F	FUN104 D P T_SWP			
---	--------------	-----------	------	----------------------------			
Ladder symbol							
_104DP.T_SWPTa : Starting re	egister of	Table a					
Move control — EN - Ta · Tb : Starting re	egister of	Table b					
L : Lengths o	of Table a	and b					
Tb: Ts, Td may co	mbine wit	h V, Z, P	0~P9	to serve			
indirect addres	ss applicat	tion					
Range WY WM WS TMR CTR HR OR SR F	ROR DF	кК	XR				
WY0 WM0 WS0 T0 C0 R0 R3904 R3968 R	R5000 D0	2	V, Z	<u></u>			
Ope-		1					
rand WY240 WM1896 WS984 T255 C255 R3839 R3967 R4167 R	R8071 D409	95 256	P0~P	9			
	o * o		0				
Tb 0 0 0 0 0 0 0 0*	o * 0		0				
	0* 0 0						

- This instruction swaps the contents of Tables a and b, so the table must be the same length, and the registers in the table must of write able. Since a complete swap is done with each time the instruction is executed, no pointer is needed.
- When move control "EN" = 1 or have a transition from 0 to 1 (pinstruction), the contents of Table a and Table b will be completely swapped.
- This instruction will swap all the registers specified in L each time the instruction is executed, so if the table length is big, it will be very time consuming, therefore P instruction should be used.



 The diagram at left below is the status before execution. When X0 from 0→1, the contents of R0~R9 in Ts table will swap with R10~R19.



FUN105 R-T_S	DP		REGISTER TO TABLE SEARCHLadder symbolRs : Data to search, It ca or a register $105DP.R-T_S$ Rs : Ts : 												FUN10 R-T_	5 D P _S
Searc Search fr Different/sar	ch cont rom he me opt	trol — E ead — F ion — [L - 1(R - R HD - L D/S -	adders 05DP.R Ss: s: r:	ymbol -T_S-	- FN - EN - ER	ID — ID — R —	Found of Search	bbjectiv to end error	e	Rs : D ol Ts : S c L : Lal Pr : P Rs, Ts serve i	ata to s r a regi tarting earche bel leng ointer o may c ndirect	search ster registe d gth of table ombine t addre	, It can be er of table e with V, ss applic	e a const being Z, P0~Ps ation	ant 9 to
F	Rande	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
Ope- rand		WX0 WX240	WY0 WY240	WM0 WM1896	WS0 WS984	T0 T255	C0 C255	R0 R3839	R3840 R3903	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	16/32-bit +/- number	V、Z P0~P9	
F	۲s	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Г	ſs	0	0	0	0	0	0	0	0	0	0	0	0		0	
	L							0				•*	0	2~256		
F	^J r		0	0	0	0	0	0		0	•*	•*	0			

- When search control "EN" = 1 or has a transition from 0 to 1 (instruction), will search from the first register of Table Ts (when "FHD" = 1 or Pr value has reached L-1), or from the next register (Tspr + 1) pointed by the pointer within the table ("FHD" = 0, while Pr value is less than L-1) to find the first data different with Rs(when D/S = 1) or find the first data the same with Rs (when D/S = 0). If it find a data match the condition it will immediately stop the search action, and the pointer Pr will point to that data and found objective flag "FND" will set to 1. When the searching has searched to the last register of the table, the execution of the instruction will stop, whether it was found or not. In that case the search-to-end flag "END" will be set to 1 and the Pr value will stop at L-1. When this instruction next time is executed, Pr will automatically return to the head of the table (Pr = 0) before the search begin.
- The effective range of Pr is 0 to L-1. If the value exceeds this range then the pointer error flag "ERR" will change to 1, and this instruction will not be carried out.





$\label{eq:sumbol} \begin{array}{c} \text{Ladder symbol} \\ 107DP.T_FIL \\ \text{Fill control } = \text{EN} \end{array} \begin{array}{c} 107DP.T_FIL \\ \text{Rs} : \\ \text{Td} : \\ \text{L} : \\ \text{Td} : \\ \text{L} : \\ \text{Ms} \end{array} \begin{array}{c} \text{S} : \\ \text{Td} : \\ \text{S} : \\$	FUN107 D P T_FIL						TABL	.E FILI	L					F	UN107	DP
Range WX WY WM WS TMR CTR HR IR OR SR ROR DR K XR Ope- rand WX0 WY0 WM0 WS0 T0 C0 R0 R3840 R3964 R3968 R5000 D0 16/32-bit V, Z Ope- rand I	Fill control — I	<u>La</u> −10 EN Rs To L	adder s D7DP.1	symbol 「_FIL			 	Rs : So Td : St L :Tab Rs, Td addres	ource d arting r ole leng may o s appli	ata to r registe yth combir cation	fill, can r of des ne with	be a constination	constar in table P0~P	nt or a re 9 to ser	gister ve indire	oct
WX0 WY0 WM0 WS0 T0 C0 R0 R3840 R3904 R3968 R5000 D0 16/32-bit V、Z I	Rang	e WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
Ts O	Ope- rand	WX0 WX240	WY0 WY240	WM0 WM1896	WS0 WS984	T0 T255	C0 C255	R0 R3839	R3840 R3903	R3904 R3967	R3968 R4167	R5000 R8071	D0 D4095	16/32-bit +/- number	V、Z P0~P9	
Td O O O O O O* O* O L I I I O O O O* O* O O	Ts	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
L	Td		0	0	0	0	0	0		0	•*	° *	0		0	
	L							0				•*	0	2~256		

- When fill control "EN" = 1 or has a transition from 0 to 1 (pinstruction), the Rs data will be filled into all the registers of the table Td.
- This instruction is mainly used for clearing the table (fill 0) or unifying the table (filling in the same values). It should be used with the P instruction.



• The instruction at left will fill 5555 into the whole table Td. The results are as shown in the diagram below.



FUN108 D P T_SHF						TABL	E SHI	FT						FUN1 T_S	08 D P SHF
Shift cont Left/Right direct	rol — EN ion — L/R	Lad 108 IW Ts Td L OW	Ider syr DP.T_S : : :	nbol			IW : Ts : Td : L : OW : Ts, T	Data to consta Source Destir Lengt Regis	o fill the ant or a table nation t hs of ta ter to a comb	e room a regist table s ables 1 accept ine with	after s er toring s s and the shi h V, Z,	shift op shift re: Td fted ou P0~PS	eration, sults It data 9 to serv	can be	e a
			10/04	14/0	TMD	OTD	addr	ess ap		on Lon	DOD	00	K		1
Ran Ope- rand	ge WX WX0 WX240	WY WY0 WY240	WM0 WM1896	WS WS0 WS984	TMR T0 I T255	C1R C0 C255	HR R0 R3839	IR R3840 R3903	OR R3904 R3967	SR R3968 I R4167	R5000 R5000 R8071	DR D0 I D4095	K 16/32-bit +/- number	XR V、Z P0~P0	
Ts	0	0	0	0	0	0	0	0	0	0	0	0	-	0	
Td		0	0	0	0	0	0		0	•*	°*	0	0.050	0	
OW		0	0	0	0	0	0		0	o *	0*	0	2~200		
• When shift control $LIV = 1$ of has a transition none of V_{m} instruction, and the data from table 15 will be taken out and shifted one position to the left (when "L/R" = 1) or to the right (when "L/R" = 0). The room created be the shift operation will be filled by IW and the results will be written into table Td. The data shifted out will be written into OW. • In the program at left, Ts and Td is the same table. • In the program at left, Ts and Td is the same table. • In the program at left, Ts and Td is the same table. • In the program at left, Is and Td is the same table. • In the table must be write table. • In the table mus														table. ck to ift left orm a rom 0 v.	
R1	(Shift I 0 12 3 otted line	left) 4 e	R0 0 R1 1 R2 2 R3 3 R4 4 R5 5 R6 6 R7 7 R8 8 R9 9	Ts(Td) 0 0 0 0 1 1 1 1 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 9 ↑ path fo	r shift	R11 (Shift right	OW ××× left)	/ < x	R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R11	(Shift Td(T 12: 000 11 222 333 444 555 666 777 888 0W 999	left) <u>34</u> <u>34</u> <u>34</u> <u>34</u> <u>34</u> <u>33</u> <u>44</u> <u>55</u> <u>56</u> <u>77</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>38</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 <u>7</u> <u>88</u> 7 7 7 7 7 7 7 7 7 7 7 7 7	(Sh R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 R11 2 S	ift right) Td(Ts 0000 1111 2222 3333 4444 5555 6666 7777 8888 1234 OW 1234 econd ti) 0 1 2 3 4 5 6 7 8 4 me	

FUN109 D P T_ROT					TA	ABLE	ROTA	TE						FUN ²	109 D P ROT
Rotate contr Left/Right directic	ol — EN → n — L/R →	Lado 109D Ts: Td: L:	ler sym P.T_R(bol DT			Ts : S Td : D L : Le Ts, To addre	ource Pestina ngths d may ss app	table f tion ta of table combin plicatio	or rota ble stc e ne with n	te pring re ע, Z,	esults c P0~P	of rotat 9 to se	tion erve indi	rect
Rar	ae WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	1
	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V, Z	
rand	WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	 256	P0~P9	
Ts	0	0	0	0	0	0	0	0	0	0	0	0		0	1
Td		0	0	0	0	0	0		0	•*	°*	0	0	0	-
							0				0	0	0		J
rotation will then be written onto table Td. $\begin{array}{c c} X0 & 109P.T_ROT \\ \hline TS: R & 0 \\ X1 & Td: R & 0 \\ \hline L: & 10 \end{array}$ • In the program at left, Ts and Td is the same table. The table after rotation will write back to itself. It first perform one left rotation (let X1 = 1, and X0 go from $0 \rightarrow 1$), and then performs one right rotation (let X1 = 0, and X0 g from $0 \rightarrow 1$). The results are shown at right in the diagram below.														 The erform and and go agram 	
	Ro	tate lef	ť Ts(Td)	Rotate	e right			Rotate	e left)		(Rotat	e right)		
		R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 Befor	0000 111 2222 3333 4444 5555 6666 777 8888 999)(right) 1 2 3 4 5 6 7 8 9 (left) 			X	To R0 9 R1 0 R2 1 R3 2 R3 2 R3 4 R5 4 R5 4 R6 5 R7 6 R8 7 R9 8 ①First	d(Ts) 9999 0000 111 222 333 444 5555 6666 7777 8888 st time		R0 R1 R2 R3 R4 R5 R6 R7 R8 R9	Td(Ts 000 1111 222 333 444 555 666 777 888 999 999) 0123456789 me		

FUN1 ² QUE	10 D P EUE						Ql	JEUE							FUN1 QU	10 D P EUE
		٦	<u>Ladde</u> 110DF	er symbo 2.QUEU	<u>ol</u> IE					IW : I	Data p or a re Startin	ushed egister a reai:	l into q r ster of	ueue, car	n be a co	onstant
Executi	on control -	-EN -	IW.		F EF	የም — ር	Queue	empty		L :	Size o	f queu	e	1		
In/C)ut control -	- 1/0 -	QU:	_	- =1	II – (مىرەرىم			Pr : F	Pointer	regist	ter			
		1/0	Pr:				zueue			OW :	Regist from o	ter acc queue	epting	data pop	ped out	
			OW :		- EF	R-F	Pointer	error		QU m indire	ay cor ct add	mbine ress a	with V pplica	′, Z, P0∼P tion	9 to ser	ve
	Range	e WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
	Ope-	WX0	WY0	WM0	WS0	ТО 		R0	R3840	R3904	R3968	R5000	D0	16/32-bit	V、Z	
	rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095		P0~P9	
	QU	0	0	0	0	0	0	0	0	0	0	0*	0	0	0	
	L							0			*	°*	0	2~256		
	OW Pr		0	0	0	0	0	0		0	•* •*	•* •*	0			
● Qi oi th	ueue is a ut from the e QU regi	tirst in t e queue ster, as	inst out A que in the o	eue is co diagram	device, omprise below:	d of L	the d	ecutiv	e 16 c	pusn pr 32 k	ed into bit regi	sters (ueue (<mark>D</mark> ins	will be the struction)	e first to starting	from
	IW ⑤555	5 1.IW QU 2.Pi	 push / alwa 1 · + 1→F) (I/O=1) ys push Pr	1 into	QU1 QU2 QU3 QU4 QU5	@444 ③333 ②222 ①111	Pr 4 QU 4 3 Pi 2 do 1	us own				;	OV ××	V ××	
	(1) ~ (Si	∟ s the	sequer	nce num	ber o	f		:		2.QL	Jpr →	0W	/			
	operatio	on	1			QU∟				3.Pr	- 1→F	Pr				
• W de tra fir po po re	hen exect etermines ansferred st (QU1) r binter can binted by mained in	ution co whethe to OW (register always Pr will I the que	ntrol "E er the (when " of the o point pe trans eue.	N" = 1 o W data I/O" = 0) queue. A to the fi sferred c	or has a will be). As sh (fter it h rst data directly	trans pus own i nas be a that to O\	sition f hed i n the een pu was W. Pr	from 0 nto th diagra ished pushe will be	to 1 (e que m abo in, Pr d into e redu	inst eue (w ove, th will im the c uced b	ruction hen " e IW c media jueue. y 1, s	n), the I/O" = lata wi tely be Wher o that	status 1) oi ill alwa e incre n it is it still	s of in/out r be pop ays be pus eased by 2 popped of point to t	control bed out shed inte 1, so that but, the the first	"I/O" and o the it the data data

FUN110 D P QUEUE	QUEUE	FUN110 DP QUEUE
---------------------	-------	--------------------

• If no data has yet been pushed into the queue or the pushed in data has already been popped out (Pr = 0), then the queue empty flag will be set to 1. In this case, even if there is further popping out action, this instruction will not be executed. If data is only pushed in and not popped out, or pushed in is more than that popped out, then the queue finally becomes full (pointer Pr indicates the QU_L position), and the queue full flag is changed to 1. In this case, if there is more pushing in action, this instruction will not execute. The pointer for this instruction is used during access of the queue, to indicate the data that was pushed in the earliest. Other programs should not be allowed to change it, or else an operation error will be created. If there is a specific application, which requires the setting of a Pr value, then its permissible range is 0 to L (0 means empty, and 1 to L respectively correspond to QU1 to QUL). Beyond this range, the pointer error flag "ERR" will be set as 1, and this instruction will not be carried out.



• The program at left assumes the queue content is the same with the queue at preceding page. It will first perform queue push operation, and then perform pop out action. The results are shown below. Under any circumstance, Pr always point to the first (oldest) data that was remained in queue.

	Pr		
	5]	
	QU	-	
QU1	5555	R2	
QU2	4444	R3	
QU3	3333	R4	
QU4	2222	R5	OW
QU5	1111	R6	XXXX R20
QU6		R7	↑ _
QU7		R8	OW unchanged
QU8		R9	
QU9		R10	
QU10		R11	
		1	

After push in (X1=1, X0 from $0 \rightarrow 1$)

Pr 4 QU QU1 5555 R2 QU2 4444 R3 QU3 3333 R4 OW QU4 2222 R5 QU5 R6 1111 R20 QU6 R7 QU7 R8 QU8 R9 QU9 R10 QU10 R11

After pop off (X1=0, X0 from $0\rightarrow 1$)

FUN	N111 D P TACK						ST	ACK						F	UN111 STAC	D P CK
Exe	cution contro	0 −EN 0 − I/O	Lad 1111 - IW. ST - L Pr	der sym DP.STA : .	Ibol CK	EPT — FUL —	Stack Stack	empty full	IN S L F C S	W:Dat or T:Sta :Siz Pr:Pc W:Re sta Tmay	a push a regis arting re ze of st binter re egister ack combin	ed into ter egister ack egister accept ne with	o stack, of stac ing data V, Z, F	, can be ck a poppe ₽0∼P9 t	e a const ed out fro o serve	ant om
			OW	•		ERR —	Pointe	r error	ir	direct	addres	s appli	cation			
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR]
		WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bi	^t V, Z	
	Ope- rand	 WX240	WY240	 WM1896	 WS984	T255	C255	 R3839	R3903	R3967	R4167	 R8071	D4095	number	P0~P9	
	IW	0	0	0	0	0	0	0	0	0	0	0	0	0		
	ST	ST 0 2~25 Pr 0<														
	Pr	L ·														-
	OW	Pr O O O O O O O* O* O OW O O O O O O O O* O* O														
	consecutiv	/e 16 o	r 32-bit	(D instr	uction)) registe	ers star	ting fro	om ST,	as sho	wn in t	he follo	owing d	liagram	:	_
		(1) ~ (5)	is the	sequence	e 🗌			4			7					
I		numbe	er of op	eration			S	т								
						ST ST	1 11 2 22	11 ↔ 222	- Bott	om of s	tack					
	ľ	W				ST	3 <u>3</u> 3, 4 <u>4</u> 44	533 144						OW		
	\$55	555	_	\sim	-()-	ST5		1			lud_	>		××××	×	
			push	(I/O=1)			рі	ısh			pop(l/	/O=0)				
			1.Pr + 1	→Pr						1	.STpr-	→OW				
		2	2.IW→\$	STpr		ST	L			2	<u>.Pr - 1</u> -	→Pr				
	When ever	cution	control	"FN" = 1	or has	s a tran	sition f	rom 0 t	o 1(🖻	instruc	tion) t	he stat	us of ir	a/out.co	ontrol "1/(ר"
•	determine the stack (= 0). Note	s wheth the dat that th	her the ta most e data	IW data t recently pushed i	will be pushe	pushe ed into acking,	d into t the sta so be	he stac ck) will fore pu	k (whe be mo shed ir	n "I/O" oved ou n, Pr w	ill incre	or the c ransfe ased b	lata po rred to by 1 to	inted by OW (w point to	Pr with hen "I/C the top	in)" of
	the stack recently p	then th ushed i	ie data n data)	will be will be t	pusheo ransfer	d in. W rred to	/hen it OW. At	is pop fter the	ped ou n Pr wi	ut, the Il decre	data p eased l	ointed by 1. U	by poi nder a	nter Pr ny circu	(the mo Imstance	ost es,

the pointer Pr will always point to the data that was pushed into the stack most recently.



FUN112 D BKCMP					E	BLOCK	COMF	PARE	(DF	RUM)					FU	N112 D P BKCMP
Comparison c	ontrol	- EN	L: -11 - F F T	adder I2DP.E Ra	symbo BKCM	<u>)</u> P IERR	t — Limit	error		Rs : I Ts : S L : N	Data fo registe Startin Iower I	or com r g regis imit r of pa	pare, o ter blo irs of u	can be ock stor upper a	a cons ring upp	tant or a per and er limits
			L : Number of pairs of upper D : D : Comparison													
Range	Y	М	S	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K
, tailige	Y0	MO	S0	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	16/32-bit
Ope- rand	 Y255	 M999	 S999	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	+/- number
Rs				0	0	0	0	0	0	0	0	0	0	0	0	0
Ts				0	0	0	0	0	0	0	0	0	0	0	0	
L										0				•*	0	1~256
D	0	0	0													

- When comparison control "EN" = 1 or has a transition from 0 to 1(instruction), comparisons will be perform one by one between the contents of Rs and the upper and lower limits form by L pairs of 16 or 32-bit (instruction), registers starting from the Ts register (starting from T0 each adjoining 2 register units form a pair of upper and lower limits). If the value of Rs falls within the range of the pair, then the bit within the comparison results relay D which corresponds to that pair will be set to 1. Otherwise it will be set as 0 until comparison of all the L pairs of upper and lower limits is completed.
- When M1975=0, if there is any pair where the upper limit value is less than the lower limit value, then the limit error flag "ERR" will be set to 1, and the comparison output for that pair will be 0.
- When M1975=1, there is no restriction on the relation of upper limit and lower limit, this can apply for 360° rotary electronic drum switch application.

	Upper limit	Lower limit	Compare	Compared		Result
0	T _{S1}	T _{S0}	\longleftrightarrow	value	\longrightarrow	D ₀
1	T _{S3}	T _{S2}	\longleftrightarrow		>	D ₁
•				Rs		
L–1	T _{S2L-1}	T _{S2L-2}	\longleftrightarrow		\longrightarrow	D_{L-1}

• Actually this instruction is a drum switch, which can be used in interrupt program and when incorporate with immediate I/O instruction (IMDIO) can achieve an accurate electronic drum.



- In this program, C0 represents the rotation angle (Rs) of a drum shaft. The block compare instruction performs a comparison between Rs and the 4 pairs (L = 4) of upper and lower limits, R10,R11, R12,R13, R14,R15 and R16,R17. The comparison results can be obtained from the four drum output points Y5 to Y8.
- The input point X1 is a rotation angle detector mounted on the drum shaft. With each one degree rotation of the drum shaft angle, X1 produces a pulse. When the drum shaft rotates a full cycle, X1 produces 360 pulses.





FUN114 D P Z-WR							ZO	NE W	RITE						FUN Z	114 D P -WR
Operation con Write Select	trol — tion —	- EN - - 1/0 -	<u>La</u> -114 D N	dder s 4P.Z-\ : ┃	WR —	-ERR	x —	D N D	: Starti : Quan 、 N c addr	ng addi tity of b perand ressing	ress of peing so l can while v	being et oe re combin word op	set or r eset, 1~ ne V、 peratior	eset -511 Z、F	P0~P9	for index
Banga	Y	M	S	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR
Range	Y0	M0	S0	WY0	WM0	WS0	ТО	C0	R0	R3840	R3904	R3968	R5000	D0		V, Z
Operand	Y255	I M1911	S99	ا WY240	ا WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095		P0 ~ P9
D	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1_511	0
IN	N 0 0														1-011	
("1/0"=(X0 ↓ E _ I/ _ Above exa	 Or EN - YO - mple 	set to 114.Z- D : N :	1("1 WR. F 1	/U"=1) 20 0 R0~R	ERR_ 9 will be	reset	to 0 v	vhile X(0=1.							
X0 ∳ E // Above exam	1 N	bits M	WR_ M 7	15 7 111 wil	ERR_	et to 0	while	X0=1.								

Fun No.	Mnemonic	Functionality	Fun No.	Mnemonic	Functionality
120	MAND	Matrix AND	126	MBRD	Matrix Bit Read
121	MOR	Matrix OR	127	MBWR	Matrix Bit Write
122	MXOR	Matrix XOR	128	MBSHF	Matrix Bit Shift
123	MXNR	Matrix XNOR	129	MBROT	Matrix Bit Rotate
124	MINV	Matrix Inverse	130	MBCNT	Matrix Bit Count
125	MCMP	Matrix Compare			

- A matrix is comprised of 2 or more consecutive 16-bit registers. The number of registers comprising the matrix is called the matrix length (L). One matrix altogether has L×16 bits (points), and the basic unit of the object for each operation is bit.
- The matrix instructions treats the 16×L matrix bits as a set of series points(denoted by M₀ to M_{16L-1}). Whether the matrix is formed by register or not, the operation object is the bit not numerical value.
- Matrix instructions are used mostly for discrete status processing such as moving, copying, comparing, searching, etc, of single point to multipoint (matrix), or multipoint-to-multipoint. These instructions are convenient, important for application.
- Among the matrix instructions, most instruction need to use a 16-bit register as a pointer to points a specific point within the matrix. This register is known as the matrix pointer (Pr). Its effective range is 0 to 16L-1, which corresponds respectively to the bits M₀ to M_{16L-1} within the matrix.
- Among the matrix operations, there are shift left/right, rotate left/right operations. We define the movement toward higher bit is left direction, while the movement toward lower bit is right direction, as shown in the diagram below.



FUN12 MAN	20 P ID	Image WX WY WM WS TMR CTR HR IR OR SR ROR DR K Nage WX WY WM WS TMR CTR HR IR OR SR ROR DR K Nage WX WY WM WS TMR CTR HR IR OR SR ROR DR K Nage WX WY WM WS TMR CTR HR IR OR SR ROR DR K L Image WX WY WM WS TMR CTR HR IR OR SR ROR DR K Image Image <th>I120 ₽ AND</th>														I120 ₽ AND
			Ladde	er symb	ol											
		_	120P.I	MAND-				Ma: S	tarting	reaist	er of s	ource	matrix	a		
On a watt	امتلامه م		Mo .					Mh	torting	rogiat	orofo	0	motriv	h		
Operation	on control		1110.				I	ND. 3	laning	regist		ource	mauix	D		
			Mb :				l	Md : S	tarting	regist	er of c	lestina	tion m	atrix		
			Md ·					L :Le	ength c	of matr	ix (Ma	, Mb a	and Md	I)		
			wu .) to conv										
			L :	FU~F8	lo seiv	e										
	Md : L : Length of matrix (Ma, Mb and Md) L : Ma, Mb, Md may combine with V, Z, P0~l indirect address application															
	Rano	WX an	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	l
		WX0	WY0	WM0	WS0	T0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V, Z	
	Ope-							1	1							
	rand	WX240	WY240	WM1896	WS984	T255	C255	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
	Ma	0	Ma, Mb, Md may combine with V, Z, F Mail Mb, Md may combine with V, Z, F Mail Mb, Md may combine with V, Z, F Mail Mail												0	
	Mb	0	WX WY WM WS TMR CTR HR IR OR SR ROR DR K WX WY WM WS TMR CTR HR IR OR SR ROR DR K WX0 WY0 WM0 WS0 T0 C0 R0 R3840 R3904 R3968 R5000 D0 2 I													
	Md		0	0	0	0	0	0		0	•*	° *	0		0	
	L							0				•*	0	0		

 When operation control "EN" = 1 or has a transition from 0 to 1(instruction), this instruction will perform a logic AND (only if 2 bits are 1 will the result be 1, otherwise it will be 0)operation between two source matrixes with a length of L, Ma and Mb. The result will then be stored in the destination matrix Md, which is also the same length (the AND operation is done by bits with the same bit numbers). For example, if Ma₀ = 0, Mb₀ = 1, then Md₀ = 0; if Ma₁ = 1, Mb₁ = 1, then Md₁ = 1; etc, right up until AND reaches Ma_{16L-1} and Mb_{16L-1}.





FUN121 P MOR						ΜΑΤΙ	RIX O	R						FUN121 P MOR	
	Ladder symbol 121P.MOR Ma : Starting register of source matrix a Ma : Mb : Starting register of source matrix b Mb : Md : Starting register of destination matrix Md : Ladder symbol														
		121F	.MOR				Ma :	Startin	g regis	ter of	source	matrix	a		
Operation con	rol – EN	Ma	:				Mb :	Startin	g regis	ter of	source	matrix	b		
		Mb					Md :	Startin	g regis	ter of o	destina	ation m	atrix		
		Md					L :L	.ength	of mat	rix (Ma	a, Mb a	and Md	1)		
	Md : L : Length of matrix (Ma, Mb and Md) L : Ma, Mb, Md may combine with V, Z, P0~F indirect address application Indirect address application													to serve	
	Md : L : Length of matrix (Ma, Mb and Md) L : Ma, Mb, Md may combine with V, Z, P0~F indirect address application														
	L : Ma, Mb, Md may combine with V, Z, P0~F indirect address application														
Rar	nde WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	К	XR	
	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V, Z	
Ope- rand	WX24	0 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	 256	P0~P9	
Ma	0	0	0	0	0	0	0	0	0	0	0	0		0	
Mb	0	0	0	0	0	0	0	0	0	0	0	0		0	
Md		0	0	0	0	0	0		0	•*	•*	0		0	
L							0				•*	0	0		

 When operation control "EN" = 1 or has a transition from 0 to 1 (instruction), this instruction will perform a logic OR(If any 2 of the bits are 1, then the result will be 1, and only if both are 0 will the result be 0) operation between 2 source matrixes with a length of L, Ma and Mb. The result will then be stored in the destination matrix Md, which is also the same length (the OR operation is done by bits with the same bit numbers). For example, if Ma₀ = 0, Mb₀ = 1, then Md₀ = 1; if Ma₁ = 0, Mb₁ = 0, then Md₁ = 0; etc, right up until OR reaches Ma_{16L-1} and Mb_{16L-1}.





 In the program at left, when X0 goes from 0→1, then matrix Ma, comprised by R0 to R4, and matrix Mb, comprised by R10 to R14, will do an OR operation. The results will then be stored into the destination matrix Md, comprised by R10 to R14. In this example, Mb and Md is the same matrix, so after operation the source matrix Mb will replaced by the new value. The result is shown at right in the diagram below.



FUN122 P MXOR				MATF	RIX EX	KCLU	SIVE	OR (XOR)					FUN1 MX	22 <mark>P</mark> OR
Operation cont	rol— -	Lado -122F Ma Mb : Md : L	ler sym 2.MXOF	bol ?		M M L M ir	la: Sta lb: Sta ld: Sta : Len la, Mb, ndirect	rting re rting re rting re gth of r , Md m addres	egister egister egister matrix ay con es appl	of sou of sou of des (Ma, M nbine v ication	rce ma rce ma tination Ib and with V,	atrix a atrix b n matri Md) Z, P0~	x -P9 to	serve	
Ope- rand Ma Mb Md	ge WX WX0 WX240 O	WY WY0 WY240 0 0	WM WM0 WM1896	WS WS0 WS984 0 0	TMR T0 1 T255 0 0	CTR C0 C255 0 0	HR R0 R3839 0 0	IR R3840 R3903 0	OR R3904 R3967 0 0	SR R3968 R4167 0 0	ROR R5000 R8071 0 0 *	DR D0 J04095 0 0	K 2 1 256	XR V, Z P0~P9 0 0	
 When ope instruction are differe 0)between result will f also has a bits with th then Md₀ = XOR react 	• When operation control "EN" = 1 or has a transition from 0 to 1 (instruction), this instruction will performs a logic XOR (if the 2 bits are different, then the result will be 1, otherwise it will be 0)between 2 source matrixes with a length of L. Ma and Mb. The result will then be stored back into the destination matrix Md, which also has a length of L. For example the XOR operation is done by bits with the same bit numbers - for example, if Ma ₀ = 0, Mb ₀ = 1, then Md ₀ = 1; if Ma ₁ = 1, Mb ₁ = 1, then Md ₁ = 0; etc, right up until XOR reaches Ma _{16L-1} and Mb _{16L-1} . • In the program at left, when X0 goes from 0→1, will														
×0 ∳ -	EN I	22P.M Ma: R Mb: R Md: R L :	XOR 0 10 2 20 5			•	In the perfo by R(The comp in the	e prog rm a X D to R4 results prised b diagra	ram a OR op 4, and will th by R20 im belo	t left, peration matrix en be to R2 pw.	when n betw Mb, c stored 4. The	X0 go een ma compris l in des results	es fro atrix M sed by stinatic s are s	m 0→1, a, compr R10 to l on matrix hown at	will rised R14. Md, right
Ma15 J R0 R1 R1 R2 0 0 0 0 0 0 0 0 0 0 0 0 0	Ma	0 0 1 1 1 0 0 1 1 1	Ma₀ ↓ 00 11 11 00 11 1 Ma₀₄	N R10 R11 R12 R13 R14 R14 R14 R14 R14 R14 R14 R14 R14 R14	1b15 1 1 1 0 0 1 0 0 1 0 0 1 1 1 1 1b79 ion		Mb	1 1 1 1 1 1 0 0 (1 1	Mb₀ ↓ 11 11 11 00 111 Mb₀4	R20 R21 R22 R23 R24	Md15 J 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Md 1 1 1 1 1 1 0	1 1 1 1 1 1 1 0 0 (1 0 (1))	Mdo L Md64

FUN123 P MXNR

MATRIX EXCLUSIVE NOR (XNR)

FUN123 P MXNR



Ma : Starting register of source matrix a
Mb : Starting register of source matrix b
Md : Starting register of destination matrix

L:Length of matrix (Ma, Mb and Md)

Ma, Mb, Md may combine with V, Z,P0~P9 to serve indirect address application

Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR
	WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V、Z
Ope- rand	 WX240	l WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	 256	P0~P9
Ma	0	0	0	0	0	0	0	0	0	0	0	0		0
Mb	0	0	0	0	0	0	0	0	0	0	0	0		0
Md		0	0	0	0	0	0		0	o *	o *	0		0
L							0				o *	0	0	

 When operation control "EN" = 1 or has a transition from 0 to 1 (instruction), will perform a logic XNR operation (if the 2 bits are the same, then the result will be 1, otherwise it will be 0)between 2 source matrixes with a length of L, Ma and Mb. The results will then be stored into the destination matrix Md, which also has the same length (the XNR operation is done by bits with the same bit numbers). For example, if Ma₀ = 0, Mb₀ = 1, then Md₀ = 0; Ma₁ = 0, Mb₁ = 0, then Md₁ = 1; etc, right up until XNR reaches Ma_{16L-1}.





 When operation control "EN" = 1 or goes from 0 to 1 (instruction), will perform a XNR operation between Ma matrix comprised by R0~R9 and Mb matrix comprised by R10~R19. The results will then be stored into the destination matrix Md comprised by R10~R19. The results are shown at right in the diagram below.



FUN124 P MINV					MAT	rix i	NVER	SE						FUN ² MI	124 <mark>P</mark> NV
Operation contro	I — EN -	Ladd -124P Ms : Md : L :	er symb .MINV–				Ms:S Md:S L:L Ma, M addre	starting starting ength ld may ss app	regist regist of mat comb lication	ter of s ter of d rix (Ms ine wit	ource estina s and I h V, Z	matrix tion Md) , P0~P	9 to s	erve ind	irect
Ope- rand Ms Md L	ge WX WX0 WX240	WY WY0 WY240 O	WM WM0 WM1896	WS WS0 WS984 O	TMR T0 T255 0	CTR C0 C255 O	HR R0 R3839 0 0	IR R3840 R3903 	OR R3904 R3967 0	SR R3968 R4167 0*	ROR R5000 R8071 0* 0*	DR D0 J4095 0	K 2 1 256	XR V, Z P0~P9 0	
• When operation control "EN" = 1 or has a transition from 0 to 1 (instruction), source register Ms, which has a length of L, will be completely inverted (all the bits with a value of 1 will change to 0, and all those with a value of 0 will change to 1). The results will then be stored into destination matrix Md.															
×0 ∳ -	EN-	124P.M Ms: F Md: F L :	IINV			• r s	n the natrix store t Md ar shown	progra compri back ir e the at righ	am at ised b nto itse same t in the	left, w y R0 to elf (bee e matr e diagra	/hen) o R4 v cause ix). Ti am be	K0 goe vill be in this he res low.	es fror inverte s exan sults o	m 0→1, ed, and nple Ms obtained	the then and are
	R R R R	MS15 U 0 1 1 2 0 4 1 T MS79	0000 11111 0000 0000 11111 Before	Ms 0 0 0 1 1 0 0 1 0 1 1 1 1 1 1 1 1 executi		Ms ₀	R0 [R1 [R2 [R3 [R4 [7]] R4 [7	1d 15	After	Md	tion	Md ₀ <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u> <u>1</u>			

FUN ⁻ MC	125 P CMP					MA	TRIX (COMF	ARE						FUN12 MCN	25 <mark>₽</mark> ⁄/P
			L	adder	symbol											
			1	125P.M	CMP	_				N	ld · Sta	rtina re	aister (of mat	rix a	
Con	nparison co	ntrol—		Ла:		FNI	D — Fo	und obj	ective	N	lb: Sta	rting re	gister o	of mat	rix b	a Mb)
Com	pare from h	ead — F	™ HD-L	/id : - :		- ENI	⊃ — Co	mpare t	to end	Ρ	r : Poir	L nter reg	jister		nau x (w	a, ivid)
Differe	ent/Same op	otion —	D/S -	Pr :		- ERI	R — Po	inter er	ror	M	a, Mb erve ind	may co direct a	ombine Iddress	with \ appli	/, Z, P0∼ cation	P9 to
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0	2	V, Z	
	Ope- rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095	 256	P0~P9	
	Ma	0	0	0	0	0	0	0	0	0	0	0	0		0	
	Mb	0	0	0	0	0	0	0	0	0	0	0	0		0	
	L							0				°*	0	0		
[Pr		0	0	0	0	0	0		0	o *	•*	0			

When comparison control "EN" = 1 or has a transition from 0 to 1 (instruction), then beginning from the top pair of bits (Ma₀ and Mb₀) within the 2 matrixes Ma and Mb (when "FHD" = 1 or Pr value is equal to 16L-1), or beginning from the next pair of bits (Mapr + 1 and Mbpr + 1) pointed by pointer Pr (when "FHD" = 0 and Pr value is less than L-1), this instruction will compare and search for pairs of bits with different value (when D/S = 1) or the same value (when D/S = 0). Once match found, pointer Pr will point to the bit number in the matrix met the search condition. The found objective flag "FND" will be set to 1. When it has searched to the final pair of bits in the matrix (Ma_{16L-1}), this execution of the instruction will finish, no matterit has found or not. If this happen then The compare-to-end flag "END" will be set as 1, and the Pr value will set to 16L-1 and the next time that this instruction is executed, Pr will automatically return to the starting point of the matrix (Pr = 0) to begin the comparison search.

•



The range for the pointer value is 0 to 16L-1. The Pr value should not be changed by other instructions, as this will affect the result of search. If the Pr value exceeds its range, then the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN126 MBRI	6 P D					MAT	[RIX]	BIT R	EAD						FUN Me	126 <mark>P</mark> 3RD
			Lado	der sym	bol											
			_126							Ms	Startir	ng regi	ster of	matrix	I	
Deede					<u> </u>	отр	0			L :	Matrix I	enath				
Readou	ut control	- EN					- Outpi			D	D - : 4 -		4			
			L	-						Pr	Pointe	er regis	ster			
Pointer in	er increment – INC - Pr : END – Read to end Ms may combine with V, Z, indirect address application												', Z, P()∼P9 to	serve	
		ar - CLR - FRR - Pointer error												tion		
	Pointer clear - CLR - EPR - Pointer error															
Poir	Pointer clear — CLR - ERR — Pointer error															
					MC		СТР				0		חח	L/	VD	
	Range		VV Y		VV5		CIR	HR	IR	UR	SR	RUR	DR	n 0		
0		VV X0	VV YU		WS0				R3840	R3904	R3968	R5000		2	V, Z	
ra	and	WX240	WY240	WM1896	WS984	T255	C199	R3839	R3903	R3967	R4167	R8071	D4095	256	P0~P9	
	Ms	0	0	0	0	0	0	0	0	0	0	0	0		0	
	L							0				•*	0	0		
	Pr		0	0	0	0	0	0		0	•*	° *	0			
• W	/hen rea P instru	adout co	ontrol " he sta	EN" = 1 tus of th	or has e bit M	s a tra Is _{pr} po	insitio	n from by poi	0 to nter P	1 r		Ms			Pr	

(■ instruction), the status of the bit Ms_{pr} pointed by pointer Pr within matrix Ms will be read out and appear at the output bit "OTB". Before the readout, this instruction will first check the input -pointer clear "CLR". If "CLR" is 1, then the Pr value will be cleared to 0 first before the readout action is carried out. After the readout is completed, If the Pr value has already reached 16L-1 (the final bit), then the read-to-end flag "END" will be set to 1. If Pr is less than 16L-1, then the status of pointer increment "INC" will be checked. If "INC" is 1, then Pr will be increased by 1. Besides this, pointer clear "CLR" can execute independently, and is not affected by other input.



• The effective range of the pointer is 0 to 16L-1. Beyond this range the pointer error flag "ERR" will be set to 1, and this instruction will not be carried out.



FUN127 P MBWR					MAT	rrix e	BIT W	RITE						FUN127 P MBWR
Write cor Write-ir Pointer incren Pointer c	ntrol — EN n bit — INB nent — INC clear — CLR	Lac - 127 - Mc - L - Pr -	dder syn 7P.MBW I :	nbol_ /R	- END - ERR	— Writ	e to en ter erro	d or	Md : L : N Pr : Md i indir	Startii Matrix I Pointe may co rect ad	ng regi length er regis ombine dress	ister of ster with ^v applica	f matrix V, Z, P0 ation	~P9 to serve
	Range_ Ope- and Md L Pr	WY WY0 I WY240 O	WM WM0 WM1896 O	WS WS0 WS984 O	TMR T0 1 T255 0	CTR C0 C255 0	HR R0 R3839 0 0	OR R3904 R3967 0	SR R3968 I R4167 O	ROR R5000 R8071 0 *	DR D0 D4095 0	K 2 1 256	XR V, Z P0~P9 O	
 When winstruct the bit write-in checke write-in Pr valu reached 1. If the pointer execute 	 Uhen write control "EN" = 1 or has a transition from 0 to 1 (instruction), the status of the write-in bit "INB" will be written into the bit Mdpr pointed by pointer Pr within matrix Md. Before the write-in takes place, the status of pointer clear "CLR" will be checked. If "CLR" is 1, then Pr will be cleared to 0 before the write-in action. After the write-in action has been completed, the Pr value will be checked again. If the Pr value has already reached 16L-1 (last bit), then the write-to-end flag will be set to 1. If the Pr value is less than 16L-1 and "INC" is 1, then the pointer will increased by 1. Besides this, pointer clear "CLR" can execute independently, and is not affected by other input. The effective range of Pr is 0 to 16L-1. Beyond this range, the pointer error flag "ERR" will be set to 1, and 													
● The effect this inst	ective rang ruction will ENM INBPr INC CLR	le of F I not b 7P.MB d∶R : : R	Pr is 0 to e carried BWR 0 - 5 20 -	16L-1. I out. END_ ERR_	Beyo	nd this III E L P C D N	n the percent execution NB (X ointer ase, a een w ext att	e, the p orogra on (be when 1) will Pr wi lthoug ritten empt t	m at le ecause X0 ha be wr Il incro h Pr into N o write	eft, poi e "INC" as a tra itten ir eased is poir Id ₇₉ , se to Mo	flag "E inter w ' is 1). ansitio ito the by 1 nting to o "ENI d ₇₉ will	ERR" v n from Mdpr (chan o the D" flag set "E	vill be so norease nown in $0 \rightarrow 1$, f (Md78) p end, it g ing to end, it g is still ND" to	et to 1, and ed each time the diagram the status of position, and 79). In this has not yet 0. Only the 1.
	Md15 R0 00 R1 00 R2 00 R3 00 R4 00 Md79	K1 1 0	R20 Md 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Pr 78	Mdo 0	X0=. ∟	م >	M→ R0 R1 R2 R2 R2 R2 R4 M(M)	R20 115	Pr 79 Md			Mdo J 000 000 000 Mdo4	

FUN128 P MBSHF						MAT	RIX E	BIT SI	HIFT						FL	JN128 <mark>₽</mark> ∕IBSHF
			Lac	der syr	nbol											
			_128	RP MRS	 HF					Ma	· Sta	rting re	aiotor	of cou	r00 m	triv
Shif	t control	— EN					— Shi	ift out k	nit	IVIS	5 : Sla	rung re	gister	of sou	rce ma	
- Online	c control	<u> </u>	Ma				On	int out t		IVIC	n: Star matri	ung re	gister	or des	unauor	1
				· ·						1	·Lond	nth of r	natriv	(Me ar	od Md)	
r			1 L	:						L	. Leng			(IVIS al		0~.00
										to	serve	indired	ct addr	ess ar	v,∠, ⊢ oplicatio	u~r9 on
Left/Right o	direction	- CLF	٤-													
	Range	WX		W/M	WS		CTR	HR	IR	OR	SR	ROR	DR	ĸ	XR	1
		WX0	WY0	WM0	WS0	TO	C0	R0	R3840	R3904	R3968	R5000	DIX D0	2	V, Z	
Ope	- \															
Tanu	Ms	0	0	001011090	005904	0	0	C	C	C	C	0	04095	200	0~P9	-
	Md		0	0	0		0	•*	•*	0		0				
	L								° *	0	0					
	When shift control "EN" = 1 or has a transition from 0 to 1 (Image: Solution instruction), source matrix Ms will be retrieved and															
 Where 	n shift c	control	"EN"	= 1 or ha	_	Ms				Md						
(P i	instruct	ion), s	source	matrix	Ms wi		Ħ		 							
comp	oletely s	hifted	one po	osition to	the le	or										
by th	e shift	(with :	a left s	when L/	п – 0). II be M	ht										
shift	it will b	e M _{16L}	1), is	replaced	l by th	e statu	us of f	fill-in t	oit		Ħ			\Box		
"INB"	'. The s	status	of the	bits pop	ped or	ut (with	ו a lef	't shift	it			4	-			
will b	e M _{16L-1}	1, and	with a	right shi	ift it wil	l be M	o) will	appea	ar			Shift				
at the	e outpu	ut bit	"OTB"	. Then t	the res	sults o	f this	shifte	ed	ОТВ		1 bit				
matri	x wiii de	e tilled	into th	e destina	ation m	iatrix in	/10.				<u></u> #		++++			
● The p	program	n at le	ft is ar	n examp	le whe	ere Ms	s and	Md ai	re -							
the s	ame m	natrix.	When	X0 goe	es from	ו 0→1 ו	, Ms	will b	e					ОТВ		M -1
comp	oletely r	etrieve	ed and	moved	to the	left (be	ecaus	e L/R	=		H					via ₩₩₩₩₩ ⊼
1) by	1 bit. It	will th	ien be	stored b	ack to	Md, ar	nd the	e resul	ts							
are s	nown a	t right	in the	diagram	below.											
	X0		_128P	.MBSHF-	_											
	↓ ↓ ↓	EN	Ms:	R 0		3					##		ĦŦ	\Rightarrow		####### L
	X0		Md :	R 0							-	Chiff	-			
	┥ ─┤ ├	INB	L :	5								riaht				
		I/P								INB		1 bit				
	•	L/IX	-							-						⊥⊥⊥⊥⊥⊥⊥
		Ms 15		N4-		Ms₀			Md	15				Md₀		
	R0) <mark> 0 0 0</mark>	000		00000								q o o o			
	R1 R2	$\frac{1111}{111}$			1 1 1 1 0 0 0 C		X0=⊅	þ	R1 R2				1 1 1 1 0 0 0 0	10		
	R3 R4		000	0000		00	\Rightarrow	•	R3					0 1		
		T Ms ₇₀	<u> ' ' '</u>	<u></u>	<u>. I. I. I. I. I</u> .	T Msei			T Md	70			<u></u>	T Mdea		
	~			~						19	~					
			Before	e executi	ion					Aft	er exe	cution				



FUN130 P MBCNT				MAT	RIX	BIT S	στατι	JS CO	UNT					FUN ME	I130 P BCNT
Count cont 1 or 0 opti	rol — EN - on — 1/0 -	<u>Ladd</u> 130P Ms : L : D :	er sym MBCN	<u>bol</u> IT)=0 —	Resul	t is O	N L N ir	/Is : Sta : Matr) : Reç /Is may ndirect	arting r rix leng gister s r comb addre	egiste gth toring ine wi ss app	r of ma count th V, Z olication	atrix results , P0~F n	s 29 to sei	ve
Rar Ope- rand Ms L D	nge WX WX0 WX240	WY WY0 WY240 O	WM WM0 WM1896 O	WS WS0 WS984 O	TMR T0 1 T255 0	CTR C0 C255 0 	HR R0 R3839 0 0	IR R3840 R3903 	OR R3904 R3967 O	SR R3968 R4167 	ROR R5000 R8071 0 *	DR D0 D4095 0 0	K 2 1 256	XR V, Z P0~P9 O	
 When c Ms mature total amount the registree 1. 	 When count control "EN" = 1 or has a transition from 0 to 1(instruction), then among the 16L bits of the Ms matrix, this instruction will count the total amount of bits with a status of 1 (when input "1/0" = 1) or the total amount of bits with a status of 0 (when input "1/0" = 0). The results of the counting will be stored into the register specified by D. If the value of these amounts is 0, then the Result-is-0 flag "D = 0" will be set to 1. The program at left sets X1 first as 0 (to count bits with status of 1) 														
	the register specified by D. If the value of these amounts is 0, then the Result-is-0 flag "D = 0" will be set to 1. $\begin{array}{c c} X0 \\ \hline \\ X1 \\ \hline \\ 1/0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 130P.MBCNT \\ Ms: R \\ 0 \\ L: \\ 5 \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \\ D: \\ R \\ 0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \hline \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \end{array} \begin{array}{c} 0 \\ - \\ \end{array} \begin{array}{c} 0 \\ - \\ D=0 \\ \end{array} \end{array}$														
N R0 [R1 [R3 [R3 [R4 [N	MS15 000000 11111 000000 1200000 1000000	Ms 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0	Ms₀ ↓ 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 Ms₅4	x0= ᡘ ➡)		R20	D 64 X1=0)		R20	D 16 X1= ⁻	1	
	Soi	urce ma	atrix				С	ount o	f '0' bit		C	ount c	of '1' bi	it	

I/O Instructions II



Description

- The setting of resolution(RS) must be same between output0(Y0) and output1(Y2) also the setting of output frequency(Pn). It means both output0 and output1 have the same output frequency and the same output resolution, only the pulse width can be different. Same principle for output2(Y4) and output3(Y6).
- When operation control "EN" = 1, the specified digital output will perform the PWM output, the expression for output frequency as shown bellow:

1.
$$f_{pwm} = \frac{184320}{(P_n + 1)}$$
 while Rs(Resolution)=1/100
2. $f_{pwm} = \frac{18432}{(P_n + 1)}$ while Rs(Resolution)=1/1000

Example 1 : If Pn (Setting of output frequency) = 50, Rs = 0(1/100), then

$$f_{pwm} = \frac{184320}{(50 + 1)} = 3614.117 - -- = 3.6 \text{KHz}$$
$$T(\text{Period}) = \frac{1}{f_{pwm}} = 277 \text{uS}$$

For Rs = 1/100, if OR(Setting of output pulse width) = 1, then T0 = 2.7uS; if OR(Setting of output pulse width) = 50, then To = 140uS.

.Output waveform :

(1).Pn (Output frequency) = 50, Rs = 0 (1/100), OR (Output pulse width) = 1:

I/O Instructions II



FUN140 HSPSO		HIGH SPEED PULSE OUTPUT INSTRUCTION (Brief description on function)						ICTION	FUN140 HSPSO
Execution contro Pause Abort	і — EN - - INC - : — АВТ -	Ladder symb	ACT - - ACT - - ERR - - DN - - DN - Range Ope- rand - SR WR	- - - - - - - - - - - - - - - - - - -	Ps SR WR DR D0 J D4095 O O	: The P 0:Y 1:Y 2:Y 3:Y : Positi : Start total progr ROR R5000 R8071 	Pulse C 0 & Y1 2 & Y3 6 & Y7 ioning ing wo 7 regis ram. K 2 1 256 0~3	Dutput (0 ~ 3) selection	on operation, other part of
Command desci	riptions								

- The NC positioning program of HSPSO (FUN140) instruction is a program written and edited with text. The executing unit of program is divided by step (which includes output frequency, traveling distance, and transferring conditions). For one FUN140 instruction, can program 250 steps of positioning points at the most. Each step of positioning program requires 9 registers. For detailed application, please refer to chapter 13 "the NC positioning control of FBs-PLC".
- The benefits of storing the positioning program in the register is that, while in application which use the MMI (man machine interface) as the operation console can save the positioning programs to MMI. Whenever the change of the positioning programs is requested, the download of positioning program can be simply done by a series of write register commands.
- The NC positioning of this instruction doesn't provide the linear interpolation function.
- When execution control "EN"=1, if Ps0~3 is not controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 is ON respectively), it will start to execute from the next step of positioning point (when goes to the last step, it will be restarted from the first step); if Ps0~3 is controlled by other FUN140 instruction (the status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 are OFF), this instruction will wait and acquires the control right of output point immediately right after other FUN140 release the output.
- When execution control input "EN" =0, it stops the pulse output immediately.
- When output pause "PAU" =1 and execution control was 1, it will pause the pulse output. When output pause "PAU" =0 and execution control is still 1, it will continue the unfinished pulse output.
- When output abort "ABT"=1, it will halt and stop pulse output immediately. (When the execution control input "EN" becomes 1 next time, it will restart from the first step of positioning point to execute.)
- While send the output pulse, the output indication "ACT" is ON.
- When there is an execution error, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- When the execution of each step of positioning program is completed, the output indication "DN" will be ON.

*** The working mode of Pulse Output must be configured (without setting, Y0 ~ Y7 will be treated as normal output) to any one of following modes, before the HSPSO instruction can be worked.

U/D Mode: Y0 (Y2, Y4, Y6), as up pulse. Y1 (Y3, Y5, Y7), as down pulse. K/R Mode: Y0 (Y2, Y4, Y6), as the pulse out.. Y1 (Y3, Y5, Y7), as the direction. A/B Mode: Y0 (Y2, Y4, Y6), as A phase pulse. Y1 (Y3, Y5, Y7), as B phase pulse. • The output polarity for Pulse Output can select to be Normally ON or Normally OFF.

• The working mode of Pulse Output can be configured by WINPROLADDER in "Output Setup" setting page.

NC Positioning Instructions I

FUN141 MPARA	NC POSITIONING PARAMETER VALUE SETTING (Brief description on function)	FUN141 MPARA
Execution cont	Ladder symbol rol - EN -141.MPARA - Ps : The pulse output (0 ~ 3) selection Ps : - Ps : SR : - ERR - SR : Starting register for parameter table; it h parameters totally, and occupy 24 register SR : - Range HR DR ROR K - Range - HR Range - HR - DR Ro - D0 - R5000 Ps - 0 ~ 3 SR - 0 ~ 3	ias 18 iers.
Operation descr	iptions	

- It is not necessary to use this instruction. if the system default for parameter values is matching what user demanded, then this instruction is not needed. However, if it needs to change the parameter value dynamically, this instruction is required.
- This instruction incorporates with FUN140 or FUN147 for positioning control purpose.
- Whether the execution control input "EN" = 0 or 1, this instruction will be performed.
- When there are any errors in parameter value, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- For detailed functional description and usage, please refer to Chapter 11 "The NC positioning control of FBs-PLC" for explanation.

NC Positioning Instructions I

		0						
FUN142 P PSOFF	UN142STOP THE HSPSO PULSE OUTPUTPSOFF(Brief description on function)							
Ladder symbol Ladder symbol Ps: 0 ~ 3 Execution control—EN Ps PSOFF Ps Ps : 0 ~ 3 Enforce the Pulse Output PSOn (n= Ps) to stop.								
Command descriptions								
 When execution control "EN" =1 or changes from 0→1(P instruction), this instruction will enforce the assigned number set of HSPSO (High Speed Pulse Output) to stop pulse output. 								
 While i instruct every t 	n the application for mechanical original point reset, as soon as reach the original point tion to stop the pulse output immediately, so as to make the original point stop at the sa ime when performing mechanical original point resetting.	can use this ame position						
 For de FBs-PL 	tailed functional description and usage, please refer to Chapter 11 "The NC positionir .C" for explanation.	ng control of						

NC Positioning Instructions I

FUN143 P PSCNV	CONVERT THE CURRENT PULSE VALUE TO DISPLAY VALUE FUN143 (mm, Deg, Inch, PS) (Brief description on function) PSCNV						
Ladder symbol Execution control – EN 143P.PSCNV Ps: Ps: D: Execution control – EN D: Register that stores the current position after conversion. It uses 2 registers, e.g. if D = D10, which means D10 is Low Word and D11 is High Word.							
	Range HR DR ROR K R0 D0 R5000 2 Ope- rand I I I R3839 D4095 R8071 256 Ps O O O ~3 D O O O						
 Command descriptions When execution control "En" =1 or changes from 0→1(P instruction), this instruction will convert the assigned current pulse position (PS) to be the mm (or Deg, Inch, or PS) that has same unit as the set value, so as to make current position displaying. 							

• Only when the FUN140 instruction is executed, then it can get the correct conversion value by executing this instruction.

• For detailed functional description and usage, please refer to Chapter 11 "The NC positioning control of FBs-PLC" for explanation.

FUN145 P EN	ENABLE CONTROL OF THE INTERRUPT AND PERIPHERAL				
	Ladder symbol				
Enable control	- EN - EN	LBL : External input or peripheral label name th enabled.	nat to be		

- When enable control "EN" =1 or changes from 0→1 (P instruction), it allows the external input or peripheral interrupt action which is assigned by LBL.
- The enabled interrupt label name is as follows:(Please refer the section 9.3 for details)

LBL name	Description	LBL name	Description	LBL name	Description
HSTAI	HSTA High speed counter interrupt	X4+I	X4 positive edge interrupt	X10+I	X10 positive edge interrupt
HSC0I	HSC0 High speed counter interrupt	X4–I	X5 negative edge interrupt	X10-I	X10 negative edge interrupt
HSC1I	HSC1 High speed counter interrupt	X5+I	X5 positive edge interrupt	X11+I	X11 positive edge interrupt
HSC2I	HSC2 High speed counter interrupt	X5–I	X5 negative edge interrupt	X11–I	X11 negative edge interrupt
HSC3I	HSC3 High speed counter interrupt	X6+I	X6 positive edge interrupt	X12+I	X12 positive edge interrupt
X0+I	X0 positive edge interrupt	X6-I	X6 negative edge interrupt	X12-I	X12 negative edge interrupt
X0-I	X0 negative edge interrupt	X7+I	X7 positive edge interrupt	X13+I	X13 positive edge interrupt
X1+I	X1 positive edge interrupt	X7–I	X7 negative edge interrupt	X13–I	X13 negative edge interrupt
X1–I	X1 negative edge interrupt	X8+I	X8 positive edge interrupt	X14+I	X14 positive edge interrupt
X2+I	X2 positive edge interrupt	X8–I	X8 negative edge interrupt	X14-I	X14 negative edge interrupt
X2–I	X2 negative edge interrupt	X9+I	X9 positive edge interrupt	X15+I	X15 positive edge interrupt
X3+I	X3 positive edge interrupt	X9–I	X9 negative edge interrupt	X15–I	X15 negative edge interrupt
X3–I	X3 negative edge interrupt				

• In practical application, some interrupt signals should not be allowed to work at sometimes, however, it should be allowed to work at some other times. Employing FUN146 (DIS) and FUN145 (EN) instructions could attain the above mentioned demand.

Program example



 When M0 changes from 0→1, it allows X0 to send interrupt when X0 changes from 0→1. CPU can rapidly process the interrupt service program of X0+I.

Enable/Disable Instructions



- When prohibit control "EN" =1 or changes from 0→1 (P instruction), it disable the interrupt or peripheral operation designated by LBL.
- The interrupt label name is as follows:

LBL name	Description	LBL name	Description	LBL name	Description
HSTAI	HSTA High speed counter interrupt	X4+I	X4 positive edge interrupt	X10+I	X10 positive edge interrupt
HSC0I	HSC0 High speed counter interrupt	X4 – I	X5 negative edge interrupt	X10-I	X10 negative edge interrupt
HSC1I	HSC1 High speed counter interrupt	X5+I	X5 positive edge interrupt	X11+I	X11 positive edge interrupt
HSC2I	HSC2 High speed counter interrupt	X5–I	X5 negative edge interrupt	X11–I	X11 negative edge interrupt
HSC3I	HSC3 High speed counter interrupt	X6+I	X6 positive edge interrupt	X12+I	X12 positive edge interrupt
X0+I	X0 positive edge interrupt	X6-I	X6 negative edge interrupt	X12–I	X12 negative edge interrupt
X0-I	X0 negative edge interrupt	X7+I	X7 positive edge interrupt	X13+I	X13 positive edge interrupt
X1+I	X1 positive edge interrupt	X7 –I	X7 negative edge interrupt	X13-I	X13 negative edge interrupt
X1–I	X1 negative edge interrupt	X8+I	X8 positive edge interrupt	X14+I	X14 positive edge interrupt
X2+I	X2 positive edge interrupt	X8–I	X8 negative edge interrupt	X14–I	X14 negative edge interrupt
X2–I	X2 negative edge interrupt	X9+I	X9 positive edge interrupt	X15+I	X15 positive edge interrupt
X3+I	X3 positive edge interrupt	X9–I	X9 negative edge interrupt	X15-I	X15 negative edge interrupt
X3–I	X3 negative edge interrupt				

• In practical application, some interrupt signals should not be allowed to work at certain situation. To achieve this, this instruction may be used to disable the interrupt signal.

Program example



 When M0 changes from 0→1, it prohibits X2 from sending interrupt when X2 changes from 0→1.

FUN 147 MHSPO	I	FUN 147 MHSPO				
	Ladder symbol		Gp : Gro	up num	ber (0 ~ 1)	
Execution control	=	- ACT — Acting	SR : Sta (e)	rting reg ample e	ister for positioning progra explanation)	m
Pause — F	SR :	- ERR — Error	WR : Sta exp pro	rting re୍ lanation gram ca	gister for instruction operat). It controls 9 registers, wi nnot repeat in using.	ion (example hich the other
Abort — A	ABT	- DN — Done				
		Range HR	DR ROF	K K]	
		R0	D0 R500	0		
		Ope- rand R3839	 D3999 R807	1		
		Gp		0~1		
		SR o	0 0			
		WR o	o o*		J	

Instruction Explanation

- 1. The FUN147 (MHSPO) instruction is used to support the linear interpolation for multi-axis motion control, it consists of the motion program written and edited with text programming. We named every position point as a step (which includes output frequency, traveling distance, and transfer conditions). Every step of positioning point owns 15 registers for coding.
- 2. The FUN147 (MHSPO) instruction can support up to 4 axes for simultaneous linear interpolation; or 2 sets of 2-axis linear interpolation (i.e. Gp0 = Axes Ps0 & Ps1; Gp1 = Axes Ps2 & Ps3)
- 3. The best benefit to store the positioning program into the registers is that in the case of association with MMI (Man Machine Interface) to operate settings, it may save and reload the positioning program via MMI when replacing the molds.
- 4. When execution control "EN"=1, if the other FUN147/FUN140 instructions to control Ps0~3 are not active (corresponding status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 will be ON), it will start to execute from the next step of positioning point (when goes to the last step, it will be restarted from the first step to perform); if Ps0~3 is controlled by other FUN147/FUN140 instruction (corresponding status of Ps0=M1992, Ps1=M1993, Ps2=M1994, and Ps3=M1995 would be OFF), this instruction will acquire the pulse output right of positioning control once the controlling FUN147/FUN140 has released the control right.
- 5. When execution control input "EN" =0, it stops the pulse output immediately.
- 6. When output pause "PAU" =1 and execution control "EN" was 1 beforehand, it will pause the pulse output. When output pause "PAU" =0 and execution control is still 1, it will continue the unfinished pulse output.
- 7. When output abort "ABT"=1, it stops pulse output immediately. (When the execution control input "EN" becomes 1 next time, it will restart from the first step of positioning point to execute.)
- 8. While the pulse is in output transmitting, the output indication "ACT" is ON.
- 9. When there is execution error, the output indication "ERR" will be ON. (The error code is stored in the error code register.)
- 10. When each step of positioning point is complete, the output indication "DN" will be ON.
- 11. Please refer to Chapter 11 "The NC Positioning Control of FBs-PLC" for further details.

NC Positioning Instructions II


Communication Instructions

FUN150 M-BUS	N (WHICH MAKES P	NODBUS N PLC AS THE	/AST	ER IN BUS N	ISTRU MASTE	JCTIC ER THI	N ROUGH PORT 1~4)	FUN150 M-BUS
	Ladder symbol	l						
Execution control	- EN - Pt : SR :	- ACT -		Pt :	1~4, as th	specify e Mod	y the communication port bus master	being acted
ASCII/RTU		- ERR —		SR.	Starti	ng reg	ister of communication pro	gram
	VVIX.			WR	Startir:	ng regi	ster for instruction operation	on. It controls 8
Abort	— АВТ	- DN			regist	515, uit	e other programs can not r	epear in using.
		Range	HR	ROR	DR	K		
			R0	R5000	D0			
		rand	 R3839	 R8071	 D4095			
		Pt				1~4		
		SR	0	•	0			
		WR	0	0	0			
Description								

- 1. FUN150 (M-BUS) instruction makes PLC act as Modbus master through Port 1~4, thus it is very easy to communicate with the intelligent peripheral with Modbus RTU/ASCII protocol.
- 2. The master PLC may connect with 247 slave stations through the RS-485 interface.
- 3. Only the master PLC needs to use Modbus RTU/ASCII instruction.
- 4. It employs the program coding method or table filling method to plan for the data flow controls; i.e. from which one of the slave station to get which type of data and save them to the master PLC, or from the master PLC to write which type of data to the assigned slave station. It needs only seven registries to make definition; every seven registers define one packet of data transaction.
- 5. When execution control "EN" changes from 0→1 and both inputs Pause "PAU" and Abort "ABT" are 0, and if Port 1/2/3/4 hasn't been controlled by other communication instructions [i.e. M1960 (Port1) / M1962 (Port2) / M1936 (Port3) / M1938 (Port4) = 1], this instruction will control the Port 1/2/3/4 immediately and set the M1960/M1962/M1936/M1938 to be 0 (which means it is being occupied), then going on a packet of data transaction immediately. If Port 1/2/3/4 has been controlled (M1960/M1962/M1936/M1938 = 0), then this instruction will enter into the standby status until the controlling communication instruction completes its transaction or pause/abort its operation to release the control right (M1960/M1962/M1936/M1938 =1), and then this instruction will become enactive, set M1960/M1962/M1936/M1938 to be 0, and going on the data transaction immediately.
- 6. While in transaction processing, if operation control "ABT" becomes 1, this instruction will abort this transaction immediately and release the control right (M1960/M1962/M1936/M1938 = 1). Next time, when this instruction takes over the transmission right again, it will restart from the first packet of data transaction.
- 7. While "A/R" =0, Modbus RTU protocol; "A/R" =1, Modbus ASCII protocol.
- 8. While it is in the data transaction, the output indication "ACT" will be ON.
- 9. If there is error occurred when it finishes a packet of data transaction, the output indication "DN" & "ERR" will be ON.
- 10. If there is no error occurred when it finishes a packet of data transaction, the output indication "DN" will be ON.

Communication Instructions

FUN 151 COMMUNICATION LINK INSTRUCTION CLINK (WHICH MAKES PLC ACT AS THE MASTER STATION IN CPU LINK NETWORK THROUGH PORT 1~4)	FUN 151 CLINK
Ladder symbol Execution control - EN -151P.CLINK Pt : MD -ACT - MD -ACT - MD : Pause - PAU SR Abort - ABT - DN - Pt: Assign the port, 1 ~ 4 MD : Communication mode, MD0~MD3 SR : Starting register of communication to (see example for its explanation) WR : Starting register for instruction oper example for its explanation). It cont the other programs can not repeat it	table ration (see trols 8 registers, in using.
Range HR ROR DR K R0 R5000 D0 1 1 rand R3839 R8071 D4095 1~4 Pt 1 1~4 0~3 SR 0~3 SR 0 0 1 WR 0 0* 0 1 <td></td>	

.

• This instruction provides 4 instruction modes MD0 ~ MD3. Of which, three instruction modes MD0 ~ MD2, are "regular link network", and the MD3 is the "high speed link network". The following are the function description of respective modes.

• MD0 : Master station mode for FATEK CPU LINK.

For any PLC, whose ladder program contains the FUN151:MD0 instruction, will become master station of FATEK CPU LINK network. The master station PLC will base on the communication program stored in data registers in which the target station, data type, data length, etc, were specified to read or write slave station via "FATEK FB-PLC Communication Protocol" command. With this approach up to 254 PLC stations can share the data each other

• MD1 : Active ASCII data transmission mode.

With this mode, the FUN151 instruction will parse the communication program stored in data registers and base on the parsing result send the data from port2 to ASCII peripherals (such as computer, other brand PLC, inverter, moving sign, etc, this kind of device can command by ASCII message). The operation can set to be (1) transmit only, which ignores the response from peripherals, (2) transmit and then to receive the response from peripherals. When operate with mode (2) then the user must base on the communication protocol of peripheral to parsing and prepare the response message by writing the ladder instructions.

• MD2 : Passive ASCII data receiving mode.

With this mode, the FUN151 will first wait to receive ASCII messages sent by external ASCII peripherals (such as computer, other brand PLC, card reader, bar code reader, electronic weight, etc. this kind of device can send ASCII message). Upon receiving the message, the user can base on the communication protocol of peripheral to parsing and react accordingly. The operation can set to (1) receive only without responding, or (2) receive then responding. For operation mode (2) the user can use the table driver method to write a communication program and after received a message this instruction can base on this communication program automatically reply the message to peripheral.

• MD3 : Master station mode of FATEK high speed CPU LINK.

The most distinguished difference between this mode and MD0 is that the communication response of MD3 is much faster than MD0. With The introduction of MD3 mode CPU LINK, The FATEK PLC can easily to implement the application of distributed control and real time data monitoring.

FUN1 R\	60 D P NFR				R	EAD/	WRI	TE FII	_E RE	GIST	ER				Fl	JN160 RWF	D P R
Operati	Ladder symbol Sa: Starting address of data register 160DP.RWFR Sb: Starting address of file register ration control - EN Sa: Sa: ERR- Range Error Sb: Pr: Record pointer register Increment - INC L: Increment - INC Increment - INC											1~511 dex					
	Range	WX	WY	WM	WS	TMR	CTR	HR	IR	OR	SR	ROR	DR	K	XR	FR]
		WX0	WY0	WM0	WS0	Т0	C0	R0	R3840	R3904	R3968	R5000	D0		V, Z	F0	
	Ope- rand	 WX240	 WY240	 WM1896	 WS984	 T255	 C255	 R3839	 R3903	 R3967	 R4167	 R8071	 D4095		P0~P9	 F8191	
	Sa	0	0	0	0	0	0	0	0	0	0	0	0		0		1
	Sb															0	l
	Pr		0	0	0	0	0	0		0	° *	•*	0				
	L							0				° *	0	1~511]
•	 When operation control "EN"=1 or changes from 0→1(instruction), it will perform the read ("R/W"=1) or write ("R/W"=0) file register operation. While reading, the content of data registers starting from Sa will be overwritten by the content of file registers addressed by the base file register Sb and record pointer Pr; while writing, the content of file registers addressed by the base file register Sb and record pointer Pr will be overwritten by the content of data registers starting from Sa; L is the operation quantity or record size. The access of file register adopts the concept of RECORD data structure to implement. For example, Sa=R0, Sb=F0, L=10, the read/write details shown as below 																
				_	Sa				F0 (L F10 (L	Sb -~F9 _=10) -~F19 _=10)		F F	Pr = (Pr = 1	D 1			





FUN161P WR-MP	N161P Write Data Record into the MEMORY_PACK R-MP (Write memory pack)										
Operation — EN control — EN Increment — IN	Ladder symbol S : Starting address of the source data BH Operation EN 161P.WR-MP ACT – Acting BK : ACT – Acting Os : Image: Control of the source data BH Pointer ERR – Error No S : Starting address of the block Pr: Address of the pointer L: Quantity of writing, 1 ~ 128 Pr : ERR – Error WR: S may combine with V, Z, P0 ~ P9 for indition WR: DN – Done application										
		Range HR R0 R0 R3333 S BK Os Pr C C WR Os	ROR R5000 I R8071 R8071 C C C C C C C C C C C C C C C C C	DR D0 I D4095 0 0 0 0 0 0	K 0~1 0~32510 1~128	XR V, Z P0~P9 O					
The main program portable When exactly address offset of The acc with. The sec with the the text of tex of tex of t	n purpose of the MEN , except this, through MEMORY_PACK for kecution control "EN" of the source data, B specified block, Pr is ess of MEMORY_PAC e working diagram as	NORY_PACK the FUN161/F machine work changes from K is the block the pointer to CK manipulations shown below :	of FBs UN16 ing pa m $0 \rightarrow$ numb point t on add	s serie 2 inst ramet 1, it w ber of o corr opts th	es's is use ructions, f ers's sav vill perforn the MEN respondin ne conce	ed for long the MEMC ing and loa m the data IORY_PAC g data are ot of REC	term storing of the DRY_PACK can be wading. a writing, where S is CK to store this writing a, L is the quantity co ORD data structure Y PACK	user's ladder vorked as the the starting ng, Os is the of this writing. to implement			
		C)a = 0	→	BI Head o The le	ock 0 f Block 0 ngth is L	Block 1 Head of Block 1 The length is L	← Pr = 0			
The RECOR the length is	D strats from S, W	<u>/rite</u>			of RE The le of RE The le of RE	CORD 0 ngth is L CORD 1 ngth is L CORD 2	of RECORD 0 The length is L of RECORD 1 The length is L of RECORD 2	$\langle - Pr = 1$ $\langle - Pr = 2$			
		Os = 3	32510				• • • • • • • • • • • • • • • • • • • •	Pr = N			
 When in points to 	put "INC" = 1, the co next record.	ntent of the p	ointer	will b	e increas	ed by one	e after the execution	of writing, it			

FUN161P WR-MP	Write Data Record into the MEMORY_PACK (Write memory pack)	FUN161P WR-MP
● If the va	ue of L is equal to 0 or greater than 128, or the pointed data area over the range, the c	output "ERR"
 It needs Will be 1 completi The ME paramet paramet 	couple of PLC solving scans for data writing and verification; during the execution, the original scans for data writing and verification; during the execution, the origin of the execution and verification without the error, the output "DN" will ng the execution and verification with the error, the output "ERR" will be 1. MORY_PACK can be configured to store the user's ladder program or machiners, or both. The ladder program can be stored into the block 0 only, but the machiners can be stored into block 0 or 1; the memory capacity of each block has 32K Word in the amount of the the transmitter of the transmitter o	butput "ACT" I be 1; when ne's working ne's working total.
M1 M2 M2 M3 M4 M4	$ \begin{array}{c} 161P.WR_MP_{} \\ 161P.WR_MP_{} \\ M100 \\ Bk: 1 \\ M101 \\ M102 \\ Pr: D1 \\ L: 20 \\ WR: R2900 \\ \end{array} $	
The th The RE the let	$\begin{array}{c} \text{MEMORY_PACK} \\ \hline \\ \text{RECORD starts from R0,} \\ e \text{ length is 20(R0~R19)} \\ \hline \\ \text{Os} = 0 \\ \hline \\ \text{Head of Block 1} \\ \hline \\ \text{The length is 20} \\ \text{of RECORD 0} \\ \hline \\ \text{The length is 20} \\ \text{of RECORD 1} \\ \hline \\ \hline \\ \text{Os} = 9999 \\ \text{Os} = 10000 \\ \hline \\ \text{The length is 20} \\ \text{of RECORD 499} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 499} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ \hline \\ \hline \\ \hline \\ \text{The length is 50} \\ \text{of RECORD 0} \\ \hline \\ $	
	Os = 32510 \rightarrow The length is 50 $\langle = Pr = 449$ of RECORD 449	

⊐ Pr = N



• When input "INC"=1, the content of the pointer will be increased by one after the execution of reading, it points to next record.

Os = 32510 _





FUN171 D				GF	REATE	RTHA	NCON	1PARE	1				FUN171 D
>			(Compa	ire whe	ther Sa	is grea	ater tha	an Sb)				>
Execution	EN	171D >).	Sa Sb		Sa SI Sa *	a: Op o: Op a, Sb iddres This i OS fi	erand erand may sing a nstruc rmwa	A or t B or t combi pplica tion ca re V4.0	he sta he sta ne wit tion an be s 60 or l	rting addi rting addr h V、Z、 supportec ater	ress o ress o P0 ~ d in Pl	of Sa f Sb P9 for indirect _C
	л WX	WY	WM	WS	TMR	CTR	HR	SR	ROR	DR	K	XR	
Operand	Ange I WX24	WY0 0 WY240 \	WM0 WM1896	WS0 I WS984	T0 T255	C0 C255	R0 R3839	R3804 R4167	R5000 R8071	D0 D3999	16/ 32 bit +/- number	V、Z P0~P9	2
	Sa · · · · · · · · · · · · · · · · · · ·	0	0	0	0	0	0	0	0	0	0	0	
Example 1:	0 	-171. M	R20 1234 R22 234				status	of VO ic		anvice			Y2 ()
Example 2:		、K2U	RZZ (- I, me	output	Status		5 1, OU I	erwise	it is 0.		
	-1700. = 12 -1710. 12 - 12 	R600 - 34567890 R602 34567890- R604 - 1000 R606 9999 -]		2D. 3D. > M2(R608 -100 R610 0. R612 1 R614 -1. 00]-	[[-174D. >= -175D. =<	R61 4801 3824 R62 -98765 -98765 -12345 M201 -1	6 28 8 117 4321 4321 6789	M10	0 Y10 (1)
Description: V or ot	Vhen DR r DR612: utput stat	600=DF ≄DR614 us of Y	R602 (4 and 10 is 1	or DR6 DR62 ; other	604>D l0≦DRi wise it	R606, 622, c t is 0.	after or M20	them)0=1a	DR60 nd M2	8 <dr 201=1</dr 	610 and , and the	DR61 n M1	6≧DR618, 00=1, the



FUN173 D		N	OT EQU	JALTC	COM	PARE					FUN173 D
<>		(Compa	are whet	ther Sa	is not	equal t	oSb)				<>
Execution	EN 173[D. Sa Sb		Sa St Sa a *	a: Op o: Op a、Sb ddres: This in OS fi	erand erand may sing a nstruc rmwar	A or t B or t combi pplica tion ca re V4.0	he sta he sta ne wit tion an be 60 or l	arting add Irting addr th V、Z、 supported ater	ress o ress of P0 ~ F d in PL	f Sa f Sb P9 for indirect .C
	TI WX WY	WM WS	TMR	CTR	HR	SR	ROR	DR	K	XR	
Operand	MX0 WY0 I I WX240 WY240	WM0 WS0 I I WM1896 WS984	T0 T255	C0 C255	R0 R3839	R3804 R4167	R5000 R8071	D0 D3999	16/ 32 bit +/- number	V、Z P0~P9	_
	Sa o o Sb o o	0 0 0 0	0	0	0	0	0	0	0	0	_
• When with Sk Example 1:	execution input b. If Sa≠Sb, the	"EN" = 1, this output is 1; c $\frac{R_{20}}{123}$ $\frac{R_{22}}{234}$	s instru otherwi	ction v se the	vill be outpu	execu it is 0.	ited in	signe	d number		mpare Sa
Description: W	/hen M10=1、R	20≠R22 or N	/11=1,	the ou	utput s	status	of Y2	is 1; c	otherwise	it is 0.	
Example 2:	1700. R600 1234567890 = R602 1234567890 R604 1000 > R606 9999 /hen DR600=D DR612≠DR61 itput status of Y	R602 or DR0 4 and DR62 10 is 1; other	20. M2 0 M2 0	R608 -100 R610 -1 R614 -1 0 R606, 522, o is 0.	after r r M20	them)0=1a	174D. >= 175D. =< DR60 nd M2	R61 4801 862 -98765 -12345 M201 -1 I 	610 and the	DR610) (∎) 6≧DR618, 00=1, the



FUN175D			LESSTH	IAN OF	REQU	ALTO	COM	PARE				FUN175 D
=<		(Co	mpare wł	nether	Sa is le	ess tha	n or eq	jual to S	Sb)			=<
Execution	EN	175D. =<	Sa Sb		Sa St Sa *	a: Op b: Op a, Sb ddress This in OS fi	erand erand may sing a nstruc rmwai	A or t B or t combi pplica tion ca re V4.6	he sta he sta ne wit tion an be s 60 or l	rting addi rting addr h V、Z、 supportec ater	ress o ress o P0 ~ I I in PL	f Sa f Sb P9 for indirect .C
Operand	Range WX WX0 Sa O Sb O	WY WM WY0 WM0 I I WY240 WM1896 O O O O	WS WS0 I WS984 O	TMR T0 1 T255 0	CTR C0 I C255 O	HR R0 R3839 	SR R3804 R4167 0	ROR R5000 R8071 0	DR D0 J3999 O	K 16/ 32 bit +/- number 0	XR V, Z P0~P9	
● When with SI Example 1:	execution i b. If Sa≦Sb]	nput [•] EN ⁴ , the outpu	=1, this t is 1; ot	instru herwis	ction v se the	vill be outpu	execu t is 0.	ited in	signe	d number	to co	mpare Sa
NOO1 M1		75. R20 -100 =< R22 -99 M11 I	9		c) a		5. 5.			5) -		(П) -
Description: Wh	nen M10=1、	R20≦R22	or M11=1	, the o	utput s	tatus o	f Y2 is	1; othe	erwise	it is 0.		
Description: W	-1700. -1234 -	600 567890 602 604 999 =DR602 or 1 d DR620≦DI e it is 0.	DR604>E R622, or	5. 	R608 -100 R610 R612 1 R614 -1 0 -1 0 -1 0 -1	them [M201=	DR608	174D.	R61 3824 R62 -98765 -12345 M201 I I 10 anc M100	6 28 8 17 4321 2 6789	DR618	, or DR612 atus of Y10

Other Instructions

FUN 190 STAT					READ SYSTEM STATUS	FUN 190 STAT
Execution	EN -	1	90.\$ Gp D	STAT : :	Gp : Specified status group 0 : Get information of I/O expansion 1~3 : Reserved D : Starting address of register to store the syst D+0 : Quantity of status D+1 : Status 1	em status
Range Operand	HR F R0 R I R3839 R	ROR 85000 88071	DR D0 I D3999	K	 D+N: Status N * This instruction can be supported in PLC O firmware V4.62 or later 	S
Gp D	0	0*	0	0~3		

● When execution "EN″ =1, this instruction being executed, and if Gp=0, it means to get the information of I/O expansion modules; total quantity of I/O expansion modules will be stored in D register, code of I/O expansion module will be stored in D+1~D+N registers in order. Gp=1~3, reserved for future.

Code of I/O	Name of I/O
Expansion	Expansion Module
Module	
1	FBs-8XYR
2	FBs-8X
3	FBs-8YR
4	FBs-16XYR
5	FBs-20X
6	FBs-16YR
7	FBs-24X
8	FBs-24Y
9	FBs-24XYR
10	FBs-40XYR
11	FBs-60XYR
12	FBs-7SG1S (Decode)
13	FBs-7SG1H
	(Non-decode)
14	FBs-7SG2S (Decode)
15	FBs-7SG2H (Non-decode)
16	FBs-6AD
17	FBs-2DA
18	FBs-4DA
19	FBs-4PT
20	FB s- 4A2 D

Code of I/O	Name of I/O
Expansion	Expansion Module
Module	
21	FBs-6TC
22	FBs-6RTD
23	FBs-16TC
24	FBs-16RTD
25	FBs-2TC
26	FBs-2A4TC
27	FBs-2A4RTD
28	FBs-6NTC
29	FBs-16NTC (Reserved)
30	FBs-32DGI
31	FBs-VOM
32	FBs-1LC

Other Instructions

FUN 190 STAT)		READ	SYSTE	M STATU	S		FUN 190 STAT
Exampl	e: There	are two I/O ex	kpansion mo	dules FBs	-2DA + FB	s-6AD	installed in one sy	stem
N003	4500		e ::	2			190.STAT	
		i ş	8 - C	1.	×		0 D: D200 2	
Ref. No.	is Monitori	ng	Pot No.	Chabin	Data			
ME00	Enable		nei, NU.	วเสเนร	Dala			
D 200	Decimal	2		8				
D200	Decimal	17						
D202	Decimal	16						
Descripti	on: When quant of firs secor	M500=1, this tity of I/O expa st I/O expansi nd I/O expans	s instruction ansion modu ion module, ion module.	being ex ıles, regis register [ecuted, reg ter D201 is 0202 is use	gister D s used t ed to st	0200 is used to st to store the code (tore the code (16	tore the total 17=FBs-2DA) =FBs-6AD) of

















FUN 207 P FZCP	FLOATING POINT NUMBER ZONE COMPARE	FUN 207 P FZCP
S DR10	2000.2 → Floating Point Number : DR10 44FA0666 H	
Su DR12 SL DR14	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ower limit value)
Before-ex	ecution	
	X0 = ρ → FLOATING ZONE COMPARE → Y0 = \square Results of execution	

Advance Function Instruction















- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 (☐ instruction), take the Napierian logarithm of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- If the value of S is negative or equal to 0, invalid indirect addressing, or over range of the result, the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

Exam	ple											
NOLS	M214	10	Ø		•	2.		EN-	5 :	214.FLN 046 123.45		19]
			V	A	24	63	燕	1	D:	D 246 4.815836	<i>v</i> i	
								ι	6			

• When M214=1, calculate the Napierian logarithm value, it is DD246 = In (DD46)

Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨
DD46	Floating	12345.6				9
DD246	Floating	9.4210548				
M214	Enable	ON				1
			i i		1	×
<	10					>



- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 (☐ instruction), calaulate the nature power function of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- If the value of S is out of range, invalid indirect addressing, or over range of the result, the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

Examp	ole										
NO17	M215	Å.	3	8	<u>, 1</u>	×		EN-	5 :	15.FEXP	M520 ERR()
			1				2	16	D :	D 248 0.88426363	t.

• When M215=1, calculate the nature power function, it is DD248 = e^{DD48}

Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨
DD48	Floating	-0.123				G
DD248	Floating	0.88426363				
M215	Enable	ON				11.
						×
< 100						>

Example



- When operation control "EN" = 1 or from 0 to 1 (☐ instruction), calculate the logarithm value of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- If the value of S is negative or equal to 0, invalid indirect addressing, or over range of the result, the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

-0.91009486	

• When M216=1, calculate the logarithm value, it is DD250 = log (DD50)

Ref. No.	Status	Data	Ref. No.	Status	Data	1	~
DD50	Floating	0.123					
DD250	Floating	-0.91009486					
M216	Enable	ON					
							×
< 100						>	1



Description

- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1 (☐ instruction), calculate the power function of the exponential data specified by the Sy, base data specified by the Sx, and store the result into the register specified by D~D+1.
- If it exists invalid indirect addressing, or over range of the result, the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.

Example



• When M217=1, calculate the power function, it is DD252 = DD54 DD52

🖾 Statu	🚾 Status Monitoring										
Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨					
DD52	Floating	12.34									
DD54	Floating	99.900002				1919					
DD252	Floating	4.7276013e+24									
M217	Enable	ON				~					




- The format of floating point number of Fatek-PLC follows the IEEE-754 standard of 32-bit.
- When operation control "EN" = 1 or from 0 to 1(P instruction), calculate the arc cosine value of the data specified by the S value or S~S+1 register, and store the result into the register specified by D~D+1.
- Range of S data : -1~ +1 ; range of D value : 0 ~ π (Unit in radian)
- If the value of S is out of range, or invalid indirect addressing, the error flag "ERR" will be set to 1, and not update the value of D~D+1.
- All floating point instructions can't be executed in interrupt service routine.



 When M219=1, calculate the arc cosine value, it is DD258 = cos⁻¹ DD58; DD258(Unit in radian) × 57.295788(180/π) to acquire the degree value

🚾 Status Monitoring						
Ref. No.	Status	Data	Ref. No.	Status	Data	F 🔨
DD58	Floating	0.5				
DD258	Floating	1.0471976			0	1
M219	Enable	ON				1
DD358	Floating	60.000008				~

Floating Point Instructions



Chapter 8 Step Instruction Description

Structured programming design is a major trend in software design. The benefits are high readability, easy maintenance, convenient updating and high quality and reliability. For the control applications, consisted of many sequential tasks, designed by conventional ladder program design methodology usually makes others hard to maintain. Therefore, it is necessary to combine the current widely used ladder diagrams with the sequential controls made especially for machine working flow. With help from step instructions, the design work will become more efficient, time saving and controlled. This kind of design method that combines process control and ladder diagram together is called the step ladder language.

The basic unit of step ladder diagram is a step. A step is equivalent to a movement (step) in the machine operation where each movement has an output. The complete machine or the overall sequential control process is the combination of steps in serial or parallel. Its step-by-step sequential execution procedure allows others to be able to understand the machine operations thoroughly, so that design, operation, and maintenance will become more effective and simpler.

8.1 The Operation Principle of Step Ladder Diagram

[Example]



[Description]

- 1. STP Sxxx is the symbol representing a step Sxxx that can be one of S0 ~ S999. When executing the step (status ON), the ladder diagram on the right will be executed and the previous step and output will become OFF.
- M1924 is on for a scan time after program start. Hence, as soon as ON, the stop of the initial step S0 is entered (S0 ON) while the other steps are kept inactive, i.e. Y1 ~ Y5 are all OFF. This means M1924 ON→S0 ON→Y0 ON and Y0 will remain ON until one of the contacts X1 or X2 is ON.
- 3. Assume that X2 is ON first; the path to S21 will then be executed.

 $\begin{array}{l} X2 \text{ ON} \Rightarrow \left\{ \begin{array}{c} S21 \text{ ON} \\ S0 \text{ OFF} \end{array} \right. \Rightarrow \left\{ \begin{array}{c} Y2 \text{ ON} \\ Y0 \text{ OFF} \end{array} \right. \\ Y2 \text{ will remain ON until X5 is ON.} \end{array} \right.$

4. Assume that X5 is ON, the process will move forward to step S23.

i.e. X5 ON \Rightarrow $\begin{cases}
S23 \text{ ON} \\
S21 \text{ OFF}
\end{cases}$ \Rightarrow $\begin{cases}
Y4 \text{ ON} \\
Y2 \text{ OFF}
\end{cases}$ Y4 and Y5 will remain ON until X6 is ON. %If X10 is ON, then Y5 will be ON.

5. Assume that X6 is ON, the process will move forward to S0.

i.e. X6 ON $\Rightarrow \begin{cases} S0 & ON \\ S23 & OFF \end{cases} \Rightarrow \begin{cases} Y0 & ON \\ Y4, & Y5 & OFF \end{cases}$ Then, a control process cycle is completed and the next control process cycle is entered.

8.2 Basic Formation of Step Ladder Diagram

① Single path



② Selective divergence/convergence



③ Simultaneous divergence/convergence



- Step S20 alone moves to step S21 through X0.
- X0 can be changed to other serial or parallel combination of contacts.

- Step S20 selects an only one path which divergent condition first met. E.g. X2 is ON first, then only the path of step S23 will be executed.
- A divergence may have up to 8 paths maximum.
- X1, X2,, X22 can all be replaced by the serial or parallel combination of other contacts.

- After X0 is ON, step S20 will simultaneously execute all paths below it, i.e. all S21, S22, S23, and so on, are in action.
- All divergent paths at a convergent point will be executed to the last step (e.g. S30, S31 and S32). When X1 is ON, they can then transfer to S40 for execution.
- The number of divergent paths must be the same as the number of convergent paths. The maximum number of divergence/convergence path is 8.

④ Jump

a. The same step loop



- There are 3 paths below step S20 as shown on the left. Assume that X2 is ON, then the process can jump directly to step S23 to execute without going through the process of selective convergence.
- The execution of simultaneous divergent paths can not be skipped.

b. Different step loop



⑤Closed Loop and Single Cycle

a. Closed Loop



• The initial step S1 is ON, endless cycle will be continued afterwards.



b. Single Cycle



 When step S20 is ON, if X2 is also ON, then "RST S21" instruction will let S21 OFF which will stop the whole step process.

c. Mixed Process



6 Combined Application



The maximum number of downward horizontal branch loops of an initial step is 16

8.3 Introduction of Step Instructions: STP, FROM, TO and STPEND

 STP Sx : S0≦Sx≦S7 (Displayed in WinProladder) or STP Sx : S0≦Sx≦S7 (Displayed in FP-08)

This instruction is the initial step instruction from where the step control of each machine process can be derived. Up to 8 initial steps can be used in the FBs series, i.e. a PLC can make up to 8 process controls simultaneously. Each step process can operate independently or generate results for the reference of other processes.

[Example 1] Go to the initial step S0 after each start (ON)



[Example 2] Each time the device is start to run or the manual button is pressed or the device is malfunction, then the device automatically enters the initial step S0 to standby.



[Description] X0: Manual Button, M0: Abnormal Contact.

● STP Sxxx : S20≦Sxxx≦S999 (Displayed in WinProladder) or STP Sxxx : S20≦Sxxx≦S999 (Displayed in FP-08)

This instruction is a step instruction, each step in a process represents a step of sequence. If the status of step is ON then the step is active and will execute the ladder program associate to the step.

[Example]



[Description] 1. When ON, the initial step S0 is ON and Y0 is ON.

2. When transfer condition X10 is ON (in actual application, the transferring condition may be formed by the serial or parallel combination of the contacts X, Y, M, T and C), the step S20 is activated. The system will automatically turn S0 OFF in the current scan cycle and Y0 will be reset automatically to OFF.

	ſ		X1 ON	→Y1 ON
i.e. X10 ON⇒	S20 ON	\Rightarrow	X2 ON	→Y2 ON
			Y0 OFF	

3. When the transfer condition X11 is ON, the step S0 is ON, Y0 is ON and S20, Y1 and Y2 will turn OFF at the same time.

i.e. X11 ON \Rightarrow	S0 ON S20 OFF	\Rightarrow	Y0 ON Y1 OFF
			1 YZ OFF

 FROM Sxxx : S0≦Sxxx≦S999 (Displayed in WinProladder) or FROM Sxxx : S0≦Sxxx≦S999 (Displayed in FP-08)

The instruction describes the source step of the transfer, i.e. moving from step Sxxx to the next step in coordination with transfer condition.

[Example]



WinProladder	FP-08	
	ORG TO	M1924 S0
	SIP	SU
	AND	X0
		YU
		50
		0
		XI 800
		520 0
		0 V2
Y1 (AZ 921
STP S20		0
		U X3
	TO	S22
	STP	S20
V3	OUT	Y1
	STP	S21
VE X7	OUT	Y2
	FROM	S21
X6	AND	X4
FROM S22	ТО	S0
Y4	STP	S22
STP S23 ()	OUT	Y3
X8	FROM	S20
	AND	X5
STPEND	FROM	S22
	AND	X6
	ORLD	
	AND	X7
	ТО	S23
	STP	S23
	OUT	Y4
	FROM	S23
	AND	X8
	ТО	S0
	STPEND	

[Description] : 1. When ON, the initial step S0 is ON. If X0 is ON, then Y0 will be ON.

- 2. When S0 is ON: a. if X1 is ON, then step S20 will be ON and Y1 will be ON.
 - b. if X2 is ON, then step S21 will be ON and Y2 will be ON.
 - c. if X3 is ON, then step S22 will be ON and Y3 will be ON.
 - d. if X1, X2 and X3 are all ON simultaneous, then step S20 will have the priority to be ON first and either S21 or S22 will not be ON.
 - e. if X2 and X3 are ON at the same time, then step S21 will have the priority to be ON first and S22 will not be ON.
- 3. When S20 is ON, if X5 and X7 are ON at the same time, then step S23 will be ON, Y4 will be ON and S20 and Y1 will be OFF.
- 4. When S21 is ON, if X4 is ON, then step S0 will be ON and S21 and Y2 will be OFF.
- 5. When S22 is ON, if X6 and X7 are ON at the same time, then step S23 will be ON, Y4 will be ON and S22 and Y3 will be OFF.
- 6. When S23 is ON, if X8 is ON, then step S0 will be ON and S23 and Y4 will be OFF.

● TO Sxxx : S0≦Sxxx≦S999 (Displayed in WinProladder) or

TO Sxxx : $S0 \leq Sxxx \leq S999$ (Displayed in FP-08)

This instruction describes the step to be transferred to.

[Example]



[Description] : 1. When ON, the initial step S0 is ON. If X0 is ON, then Y0 will be ON.

- 2. When S0 is ON: if X1 is ON, then steps S20 and S21 will be ON simultaneously and Y1 and Y2 will also be ON.
- 3. When S21 is ON: if X2 is ON, then step S22 will be ON, Y3 will be ON and S21 and Y2 will be OFF.
- 4. When S20 and S22 are ON at the same time and the transferring condition X3 is ON, then step S23 will be ON (if X4 is ON, then Y4 will be ON) and S20 and S22 will automatically turn OFF and Y1 and Y3 will also turn OFF.
- 5. When S23 is ON: if X5 is ON, then the process will transfer back to the initial step, i.e. So will be ON and S23 and Y4 will be OFF.

STPEND : (Displayed in WinProladder)

or STPEND : (Displayed in FP-08)

This instruction represents the end of a process. It is necessary to include this instruction so all processes can be operated correctly.

A PLC can have up to 8 step processes (S0 ~ S7) and is able to control them simultaneously. Therefore, up to 8 STPEND instructions can be obtained.

[Example]



[Description] When ON, the 8 step processes will be active simultaneously.

8.4 Notes for Writing a Step Ladder Diagram

[Notes]

- In actual applications, the ladder diagram can be used together with the step ladder.
- There are 8 steps, S0 ~ S7, that can be used as the starting point and are called the "initial steps".
- When PLC starts operating, it is necessary to activate the initial step. The M1924 (the first scan ON signal) provided by the system may be used to activate the initial step.
- Except the initial step, the start of any other steps must be driven by other step.
- It is necessary to have an initial step and the final STPEND instruction in a step ladder diagram to complete a step process program.
- There are 980 steps, S20 ~ S999, available that can be used freely. However, used numbers cannot be repeated.
 S500 ~ S999 are retentive(The range can be modified by users), can be used if it is required to continue the machine process after power is off.
- Basically a step must consists of three parts which are control output, transition conditions and transition targets.
- MC and SKP instructions cannot be used in a step program and the sub-programs. It's recommended that JMP instruction should be avoided as much as possible.
- If the output point is required to stay ON after the step is divergent to other step, it is necessary to use the SET instruction to control the output point and use RST instruction to clear the output point to OFF.
- Looking down from an initial step, the maximum number of horizontal paths is 16. However, a step is only allowed to have up to 8 branch paths.
- When M1918=0 (default), if a PULSE type function instruction is used in master control loop (FUN 0) or a step program, it is necessary to connect a TU instruction before the function instruction. For example,



When M1918=1, the TU instruction is not required, e.g.:



Example 1



Description



- 2. Input the S0 and the divergent conditions of S20, S0 and S21
- 3. Input the S20
- 4. Input the S21
- 5. Input the convergence of S20 and S21
- 6. Input the S22

Example 2





Net0	{	ORG TO	M1924 S0
	/	STP	S0
		AND	X0
		OUT	Y0
		FROM	S0
		AND	X1
Net1	$\langle \rangle$	OUT TR	0
		AND	X2
		ТО	S20
		LD TR	0
		AND	X3
	×	то	S22
		STP	S20
Not2	<	OUT	Y1
Netz		FROM	S20
		AND	X4
	Г	ТО	S21
Net3	ĺ	STP	S21
Netd	Ţ	OUT	Y2
Net4	ĺ	STD	ຣວວ
	/		V3
	I.	001	15
		FROM	S21
Net5	<	AND	X5
		FROM	S22
		AND	X6
		ORLD	
	ſ	AND	X7
		то	S23
Net6	<	STP	S23
		AND	X11
		OUT	Y4
	Ť	FROM	S23
Net7		AND	X8
		то	S0
	I	STPEND	

FP-08

Description

1. Input the condition to initial step S0

2. Input the S0 and the divergent condition of S20 and S22

- 3. Input the S20
- 4. Input the S21
- 5. Input the S22

 $\ensuremath{6.}$ Input the convergence of S21 and S22

7. Input the S23

8-13

Example 3



- 9. Input the S24
- 10. Input the convergences of S23 and S24



WinProladder



	ORG TO	M1924 S0
	STP	S0
	OUT TR	0
Release claw	OUT NOT	Y4
	AND NOT	X1
Return to the left limit	OUT	Y0
	LD TR	0
Return to the upper limit	AND NOT	X2
	OUT	Y2
I urn the switch ON before moving to S20	FROM	S0
	AND	X0
Stretch arm downward	ТО	S20
	STP	S20
Move to S21 after stretching to the lower	OUT	Y3
limit	FROM	S20
Claw grasps (since the SET instruction is	AND	X3
used Y4 should remain ON after departing	то	S21
from STP S21)	STP	S21
	SET	Y4
Divergent into \$22 after 15	T0 PV:	100
Divergent into 322 alter 13	FROM	S21
	AND	Т0
Lift the arm up	ТО	S22
LIWORGODI INTO NUS OTTOT FORCEINED the Upper	STP	S22
	OUT	Y2
limit	FROM	S22
Move arm to the right		AZ
	STD	523 823
Divergent into S24 after moving to the right		020 V1
limit	FROM	S23
		X4
Stretch the arm downward	TO	S24
Divergent into S25 after stretching to the	STP	S24
lower limit	OUT	Y3
	FROM	S24
Release claw	AND	X3
	то	S25
Delay for 1S	STP	S25
	RST	Y4
Transfer into S26 after 1S	T1 PV:	100
	FROM	S25
Lift the arm up	AND	T1
Discourse thinks 007 officer and shires the same set	то	S26
Divergent into 527 after reaching the upper	STP	S26
limit	OUT	Y2
	FROM	S26
Nove the arm to the left	AND	X2
Divergent into S0 after moving to the left	ТО	S27
limit (a complete cycle)	SIP	S27
· · · · · · ·		YU CO7
		521
		N1 80
		30
	STPEND	

FP-08

Example 2 Liquid Stirring Process



- Input Points: Empty limit switch X1
 No liquid limit switch X2

 Empty limit switch X3
 Over-load switch X4
 Warning clear button X5
 Start button X6
 Water washing button X7
- Warning Indicators: Empty dried material Y1 Insufficient liquid Y2 Empty stirring unit Y3 Motor over-load Y4
- Output Points: Dried material inlet valve Y5

 Dried material inlet valve Y6
 Liquid inlet valve Y7
 Motor start electromagnetic valve Y8
 Clean water inlet valve Y9
 Finished product outlet valve Y10
- Weighing Output: CH0 (R3840)
- M1918=0

WinProladder		FP-08			
M1924		ORG	M1924	STP	S22
		то	S0	OUT	Y7
STP S0 SET Y1		STP	S0	T1 PV: 800)
		OUT TR	0	FROM	S21
	Warping indicators	AND NOT	X1	FROM	S22
	warning indicators	SET	Y1	AND	Т0
SET Y4		LD TR	0	AND	T1
		AND NOT	X2	то	S23
RST Y2		SET	Y2	STP	S23
		LD TR	0	OUT TR	0
	Reset warning	AND	X3	OUT	Y8
		SET	Y3	LD TR	0
		LD TR	0	T2 PV:	4500
X7Y3Y4	Production start	AND	X4	LD TR	0
	Mater weeking start	SET	Y4	AND	X4
	water wasning start	LD TR	0	OUT	Y4
31F 320 M0		AND	X5	STP	S24
	Input woighing	RST	Y1	OUT TR	0
Sb:R0 / \	input weighing	RST	Y2	T3 PV:	500
		RST	Y3	LD TR	0
	Status after weighing	RST	Y4	AND NOT	Т3
	Divergent into \$21 and \$22	FROM	S0	OUT	Y9
¥6	Divergent into 321 and 322	OUT TR	1	LD TR	0
STP S21 ()	Input material to stirring	AND	X6	T4 PV:	1500
	unit	AND NOT	Y1	LD TR	0
		AND NOT	Y2	AND NOT	Τ4
		AND NOT	Y3	OUT	Y10
		AND NOT	Y4	FROM	S23
EN-T1 800	Add liquid to atiming unit	ТО	S20	AND	T2
	Add liquid to stirring unit	LD TR	1	FROM	S24
	Complete dried material	AND	X7	AND	Τ4
FROM S22	and liquid input, transfer	AND NOT	Y3	ORLD	
	the status to S23	AND NOT	Y4	ТО	S25
		ТО	S24	STP	S25
EN-T2 4500	Stirring timer	STP	S20	OUT TR	0
X4 Y4		OUT	Y5	AND	X3
		FUN	17	OUT	Y10
STP S24 EN-T3 500	Wash stirring unit	Sa:R3840		LD TR	0
T3 Y9		Sb:R0		AND TU	S25
	Input clean water	FO	0	FUN	15DP
EN-T4 1500		OUT	MO	D:R10	
T4 Y10	Drain water out	FO	1	FROM	S25
│ └┤/├─────〈 〉 ▼2		OUT	M1	AND NOT	X3
FROM S23		FROM	S20	ТО	S0
T4		LD	MO	STPEND	
Y2 Y10	Output finished product	OR	M1		
		ANDLD			
	and accumulate the cycle	TO	S21		
		ТО 	S22		
		STP	S21		
STPEND			Y6		
		TO PV:	500		

Example 3 Pedestrian Crossing Lights



- Input Points: Pedestrian Push Button X0
 Pedestrian Push Button X1
- Output Points: Road Red Light Y0 Road Amber light Y1 Road Green Light Y2 Pedestrian Crossing Red Light Y3 Pedestrian Crossing Green Light Y4

• M1918=0

٠

Pedestrian Crossing Lights Control Process Diagram



• Pedestrian Crossing Lights Control Program

WinProladder



FP-08			
ORG	M1924	STP	S32
то	S0	T4 PV:	100
STP	S0	FROM	S32
OUT	Y2	AND	T4
OUT	Y3	то	S33
FROM	S0	STP	S33
LD	X0	OUT TR	0
OR	X1	OUT	Y4
ANDLD		LD TR	0
ТО	S20	AND TU	S33
ТО	S30	LD	OPEN
STP	S20	C1 PV:	6
OUT	Y2	LD TR	0
T0 PV:	3000	T5 PV:	100
FROM	S20	FROM	S33
AND	Т0	OUT TR	1
ТО	S21	AND NOT	C1
STP	S21	AND	T5
OUT	Y1	то	S32
T1 PV:	500	LD TR	1
FROM	S21	AND	C1
AND	T1	AND	T5
ТО	S22	ТО	S34
STP	S22	STP	S34
OUT	Y0	OUT	Y3
T2 PV:	500	RST	C1
STP	S30	T6 PV:	100
OUT	Y3	FROM	S22
FROM	S30	FROM	S34
AND	T2	AND	Т6
ТО	S31	ТО	S0
STP	S31	STPEND	
OUT	Y4		
T3 PV:	2000		
FROM	S31		

8-21

AND

то

Т3

S32

8.6 Syntax Check Error Codes for Step Instruction

The error codes for the usage of step instruction are as follows:

- E51 : TO(S0-S7) must begin with ORG instruction.
- E52 : TO(S20-S999) can't begin with ORG instruction.
- E53 : TO instruction without matched FROM instruction.
- E54 : To instruction must comes after TO, AND, OR, ANDLD or ORLD instruction.
- E56 : The instructions before FROM must be AND, OR, ANDLD or ORLD
- E57 : The instruction after FROM can't be a coil or a function
- E58: Coil or function must before FROM while in STEP network
- E59 : More than 8 TO# at same network.
- E60 : More than 8 FROM# at same network.
- E61 : TO(S0-S19) must locate at first row of the network.
- E62 : A contact occupies the location for TO instruction.
- E72 : Duplicated TO Sxx instruction.
- E73 : Duplicated STP sxx instruction.
- E74 : Duplicated FROM sxx instruction.
- E76 : STP(S0~S19) without a matched STPEND or STPEND without a matched STP(S0~S19).
- E78 : TO(S20~S999), STP (S20~S999) or FROM instructions comes before or without STP(S0~S19).
- E79 : STP Sxx or FROM Sxx instructions comes before or without TO Sxx.
- E80 : FROM Sxx instruction comes before or without STP Sxx.
- E81 : The max. level of branches must <=16.
- E82 : The max. no. of branches with same level must <=16.
- E83 : Not place the step instruction with TO->STP->FROM sequence.
- E84 : The definition of STP# sequence not follow the TO# sequence.
- E85 : Convergence do not match the corresponding divergence.
- E86 : Illegal usage of STP or FROM before convergent with TO instruction.
- E87 : STP# or FROM# comes before corresponding TO#.
- E88 : During this branch, STP# or FROM# comes before the corresponding TO#.
- E89 : FROM# comes before corresponding TO# or STP#.
- E90 : Invalid To# usage in the simultaneous branch.
- E91 : Flow control function cannot be used in the step ladder region

Appendix I FBs-PACK Operation Instruction

The main unit of FBs series PLC provides the function to write ladder program and the selected data registers into MEMORY_PACK directly.

FBs-PACK is the product name of MEMORY PACK; the memory capacity is 64K WORD. Setting the DIP switch of the MEMORY_PACK at the unprotect position while writing, and at the protect ON position to avoid accidental writing.

To operate friendly, WinProladder supports the corresponding MEMORY PACK operation interface; but for general usage, the direct register's access method is also introduced for further reference.

1.1 Write Program and Register Data to FBs-PACK Through WinProladder

MEMORY DACK another	MEMORY_PACK operations :	~
MEMURY_PALK operations	Please select an operation Write program and data to MEMORY_PACK Erase MEMORY_PACK Disable FLASH content loading when power on	<u>×</u>
	C Enable FLASH content loading when power on	

• Write program and data to MEMORY_PACK :

Users can write programs and data into the MEMORY_PACK with this function. After clicking Next, the window display below :

MEMORY_PACK operations						x
	System Ba	ckup a to be read bad	:k when powe	rup		
	Starting ad	Ending ad	Data length		Add	r.
	RO	R199 D299	200 300		Bug	5
	FO	F499	500		Edit	ľ.
					Delete	
Base of Hilling					Clear All	ľ.
Data assigment	×					
Starting address: F0	. F499	<< Back	Execute	🛛 🗶 Exit		
Data Length : 500		8	4	8 8		15
🔷 OK 🛛 🗶 Can	cel	. 8	14	16 N	Т.	10

Users can assign the range of registers which you want to read form MEMORY_PACK and write into PLC. If you don't want to back-up any data of register, press "Execute" to start. The execution time may different depend on the size of ladder program and register data. During written data into MEMORY_PACK, the system will appear the message "Under programming, please wait...". If the data are successfully stored into MEMORY_PACK, the message "MEMORY_PACK write OK" will appear. If it failed, the message "MEMORY_PACK write error" will appear.

- % It is allowed up to 4 groups of register or system backup for MEMORY_PACK manipulation, click "Add" or "Edit" or "Delete" to accomplish the writing and further retrieve of the selected registers.
- % The item "System Backup" means stored all of data(including the PLCID and station number of PLC) into MEMORY_PACK.

System backup

There are two kinds of system back for ROM PACK writing as below:

- System backup with PLC ID
- System backup without PLC ID
- While selecting the "System backup with PLC ID" for ROM PACK writing, the PLC main unit will read the PLC ID and ladder program from ROM PACK every power up if the ROM PACK has been installed for working; but all data registers and discrete status will read only once (Selecting "After initial system, read back the data one time") or every time (Selecting "When power on, read back the data every time") depending on the selective item.

It can make the ID (PLC ID and PROGRAM ID) copy for the main unit needing ID protection through this kind of ROM PACK without the intervention of programming tools.

This kind of ROM PACK can't be installed for working to have intellectual ID protection.

• While selecting the "System backup without PLC ID" for ROM PACK writing, the PLC main unit will read the ladder program from ROM PACK every power up if the ROM PACK has been installed for working; but all data registers and discrete status will read only once (Selecting "After initial system, read back the data one time") or every time (Selecting "When power on, read back the data every time") depending on the selective item.

It needs to have correct PLC ID setting for the PLC main unit to enter RUN mode if being installed ROM PACK with program ID protection; it means the PLC ID of the main unit must be same with the program ID of the ROM PACK, then the PLC main unit can work without problem.

This kind of ROM PACK can be installed for working to have intellectual ID protection; it is very suitable for mass production and long term maintenance with intellectual property protection.

- % While changing the PLC ID, the PLC ID will be written into the internal system FLASH ROM once at the next power up; it will keep the ID information even battery low.
- X While executing system initialization, the PLC ID will be erased from the internal system FLASH ROM once at the next power up if it exists.
- While writing the ROM PACK with system backup, the motion parameter table (Assigned by FUN141) will also be included; it means the motion parameters will remain the settings even the system initialization being executed
- ※ It can support "Only read one time" function for ROM PACK accessing while writing the ROM PACK and selecting the item "After initial system, read back the data one time" for both data backup or system backup.

• Data Registers read PLC settings

- * "After initial system, read back the data one time": the PLC main unit will read the data register and discrete status from the ROM PACK only one time at the first power up, and then the main unit doesn't read the data register and discrete status again from the ROM PACK at the following power up. It I very useful to have default settings for the data registers from the ROM PACK, and after the default initialization, the data register can remain the new setting without loss at the next power up.
- W "When power on, read back the data every time": the PLC main unit will read the data register and discrete status from the ROM PACK every power up. It is very useful to have the default settings for the data registers from the ROM PACK at every power up, the PLC main unit being equipped with this kind of ROM PACK can work properly even the battery low.

1.1.2 Erase MEMORY_PACK

Users can clear programs or data stored in MEMORY_PACK with this function. Click "NEXT", it is showing "Under erase, please wait...". It will show "MEMORY_PACK erase OK" if this erase is successful. It will show "MEMORY_PACK erase error" if this erase is failed.

1.1.3 Disable FLASH Content Loading When Power On:

Users can enter the test run modification mode with this function. Please Next to enter test run modification mode (Disable programs and data overwrite).

※ If the user needs to equip with a new MEMORY_PACK, selecting this item first to avoid the undesired overwrite of ladder program by which storing in the new MEMORY_PACK while power up. This function is used to let the main unit enter into the "Modify and Testing" mode for programming if it equips with the MEMORY_PACK. Please refer to the next page for detailed description.

1.1.4 Enable FLASH Content Loading When Power On:

Please Next to complete normal mode setup.

※ Every power up, the ladder program and the selected data registers storing in battery backup RAM of the main unit will be placed by which storing in the MEMORY_PACK (if this MEMORY_PACK was equipped with the main unit and it had ever been written the ladder program), and the PLC will enter into "RUN" mode automatically regardless it's "RUN" or "STOP" mode before.

1.2 Write Program and Register Data to FBs-PACK Through Special Register Operation

To meet the application needs of different customers, users can write data into MEMORY_PACK by setting special register. WinProladder users can skip this section because setting actions will be completed at the same time when executing MEMORY_PACK options with WinProladder.

Operation relevant special register

• R4052 : Dedicated register for MEMORY_PACK operation.

Register	Content value	Functions
R4052	5530H	Modify & Test mode for PLC programming while main unit being equipped with the MEMORY_PACK. There are 2 kinds of memory on main unit to store the ladder program and data registers; one is the battery backup RAM, this is standard equipment and the ladder program and data registers must be executed here; another memory to store the ladder program and data registers is the optional MEMORY_PACK, the ladder program and data registers can't be executed here directly. In Modify & Test mode, the ladder program and data registers storing in battery backup RAM of main unit will not be overwritten by the MEMORY_PACK's while power up; it means the content of the battery backup RAM will be kept and the
R4052	(Test run modification mode)	means the content of the battery backup RAM will be kept, and the modification if ever will not be lost, this is so called "Modify & Test mode". After the modification and testing has been finished, writing the ladder program and data registers into the MEMORY_PACK is a better way for long term saving and easy after sale service of maintenance or for mass

		copy of same machine's program.
		During the modification and testing, if the user want to give up the
		change, it is only to set R4052 to be 0, and turn off then turn on the
		power again, the ladder program and data registers storing in battery
		backup RAM will be overwritten by which storing in the MEMORY_PACK
		while power up, the main unit will return to the environment before
		modification.
D 4050		
R4052		Normal operation or Writing mode.
		If the main unit equips with the optional MEMORY_PACK, and the
		MEMORY_PACK had ever been written the ladder program before,
	Other value	while every power up, the ladder program storing in battery backup RAM
		of the main unit will be replaced by which storing in the
		MEMORY_PACK, and the PLC will enter into "RUN" mode automatically
		regardless it's "RUN" or "STOP" mode before.

• R4046 : Dedicated register to retrieve the data registers storing in ROM_PACK.

While writing the ladder program into the MEMORY_PACK along with the selected data registers, the content of the selected data registers (locating at the RAM of the main unit) will be initialized with the values which previously being written into the MEMORY_PACK on each power up; it is very useful for machine turning parameter's long term saving and after sale service of maintenance.

But in many applications, it needs only one time initialization for the selected data registers while the first power up and then the contents of those will be retentive after followings' power up.

User may control the value of R4046 to accomplish above mentioned applications.

Register	Content value	Functions
R4046	5530H	The selected data registers of the main unit will not be initialized with the values which previously being written into the MEMORY_PACK while power up.
	Other value	The selected data registers of the main unit will be initialized with the values which previously being written into the MEMORY_PACK while power up.

X If it needs only one time initialization for selected data registers while the first power up, fill the register R4046 with the value 5530H in the ladder program.

• Either PLC in RUN or in STOP mode, the user can give the command to clear MEMORY_PACK or write the ladder program and selected registers into MEMORY_PACK.

Register	Content value	Functions
	5550H	giving the command to clear MEMORY_PACK
	5551H	the status to say " Being cleared"
	5552H	the status to say "Verify for clearing"
	5553H	the status to say "Complete the clear command "
	5554H	the status to say "Failed to clear the MEMORY_PACK"
	5560H	giving the command to write ladder program and selected registers into MEMORY_PACK

R4052	5562H	the status to say "Writing the Ladder Program"
	5563H	the status to say "Writing the Registers"
	5566H	the status to say "Verify the Ladder Program"
	5567H	the status to say "Verify the Registers"
	556AH	the status to say "Complete the writing"
	556BH	the status to say "Failed to write ladder program"
	556CH	the status to say "Failed to write registers"

1.3 Assigning the Retrieval of Register Stored FBs-PACK

- The contents of the selected registers can be written into the MEMORY_PACK and those will be read back from the MEMORY_PACK for initialization while every power up. The turning values or fixed preset values can be written into the MEMORY_PACK for this kind of application to keep proper operation even the loss of the battery power.
- The special registers of R4030~R4039 are used to assign which group of registers needed to be written into MEMORY_PACK for above mentioned application, it is necessary to do the assignment first before giving command to write the MEMORY_PACK.

Register	Content value	Functions
R4030	A66AH	It is the identification flag to tell the selected registers needed be written into and read back from the MEMORY_PACK according to the following settings of R4031~R4039 (Retentive registers support this function).
	Other value	There is not any register needed be written into and read back from the MEMORY_PACK.
R4031	1~4	Quantity of register groups needed be written into and read back from the MEMORY_PACK (4 in maximum).
R4032	Length 0	The data length of register group 0. The length is between 1 ~ 3840 for register R0 ~ R3839; The length is between 1 ~ 3072 for register R5000 ~ R8071; The length is between 1 ~ 4096 for register D0 ~ D4095; The length is between 1 ~ 166 for register R4000 ~ R4165; While the length is 7FF7H, it means for system backup including the PLC ID and station number of PLC ; It will not work when illegal length or out of range;
R4033	Start 0	The starting address of register group 0. The address is between 0 ~ 3839 for register R0 ~ R3839; The address is between 5000 ~ 8071 for R5000 ~ R8071; The address is between 10000 ~ 14095 for D0 ~ D4095; (The address must be added by 10000 for register Dxxxx) The address is between 4000 ~ 4165 for R4000 ~ R4165; R4033 and R4032 are used in pair.

R4034	Length 1	The data length of register group 1. The ranges of length same as mentioned above for R4032;
R4035	Start 1	The starting address of of register group 1. The ranges of address same as mentioned above for R4033; R4035 and R4034 are used in pair.
R4036	Length 2	The data length of register group 2 The ranges of length same as mentioned above for R4032;
R4037	Start 2	the starting address of of register group 2 The ranges of address same as mentioned above for R4033; R4037 and R4036 are used in pair.
Register	Content value	Functions
R4038	Length 3	The data length of register group 3 The ranges of length same as mentioned above for R4032;
R4039	Start 3	the starting address of of register group 3 The ranges of address same as mentioned above for R4033; R4039 and R4038 are used in pair.

1.4 Read and Write FBs-PACK by Function Instruction

You also can read and write data or ladder program by Function Instruction(FUN161、FUN162). Please refer to $7-144 \sim 7-147$ for the instructions explanation and program example for FUN161 and FUN162.